AN11145

CLRC663, MFRC631, MFRC 630, SLRC610 Low Power Card Detection

Rev. 2.0 — 4 May 2015 223720 Application note COMPANY PUBLIC

Document information

Info	Content
Keywords	CLRC663, MFRC631, MFRC630, SLRC610, LPCD, Low Power Card Detection, Low Power
Abstract	This document describes the principle of the low power card detection (LPCD) offered by the CLRC663, MFRC631, MFRC630 and SLRC610. It describes how to use the LPCD and how to optimize the related settings.



Revision history

Rev	Date	Description
2.0	20150504	Complete new structure and updated content.
1.1	20150116	Detailed description of LPCD added and how it can be used
1.1	20120717	CLRC663 derivatives added
1.0	20111212	Initial version

Contact information

For more information, please visit: http://www.nxp.com

AN11145

1. Introduction

This document describes the principle of the low power card detection (LPCD) offered by the CLRC663, MFRC631, MFRC630 and SLRC610. It describes how to use the LPCD and how to optimize the related settings.

The basic idea of the LPCD is to provide a function, which turns off the RF field, when no card is used. This saves energy and allows battery powered NFC Reader designs. This function must detect cards, as soon as they are approached to the reader antenna. The overall reader design must allow a low power functionality, i.e. the leakage currents in low power mode must be as low as possible. At the same time the detection of cards must work properly within the required parameters like detection speed and detection range.

The CLRC663 offers a standalone LPCD function, which replaces the normal active card polling, which must be triggered by the host uC.

In the section 2 the principle of the LPCD and its related parameters is described. In the section 3 the usage of the LPCD with the CLRC663 is described. This includes some hints on how to optimize the LPCD towards the own application requirements.

Note: In this document the name of the CLRC663 is used, but all content is valid for the CLRC663, the MFRC631, the MFRC630 and the SLRC610, if not otherwise stated.

2. Principle of LPCD

The standard NFC or RFID communication requires the reader to poll for the cards, i.e. it requires the reader to stay active. The card itself stays mute, until the reader provides the required power (field strength) and the sends the correct command (e.g. REQA or REQB for ISO/IEC 14443 communication).

In general the low power card detection provides a functionality, which allows to power down the reader for a certain amount of time to safe energy. After some time the reader must become active again to poll for cards. If no card is detected, the reader can go back to the power down state. This is shown in Fig 1.

Istandby Standby Istandby tstandby Istandby tstandby Istandby tstandby Istandby tstandby Istandby tstandby

The average current can be calculated:

$$I_{average} = \frac{I_{standby} \cdot t_{standby} + I_{on} \cdot t_{on}}{t_{standby} + t_{on}}$$
(1)

I_{standby} = current consumption in standby or power down mode

 I_{on} = current consumption during the "normal" operation

t_{standby} = time, where the reader is in power down (no function)

 t_{on} = time of the polling operation

Before looking into the technical details of the LPCD function of the CLRC663, the major parameters must be defined to allow an optimization of the LPCD. In some applications the energy saving is the major parameter, e.g. because a battery life time must be increased as much as possible. In some other applications the detection speed or the detection range might be more important.

2.1 Polling versus LPCD

A standard polling executes the commands as requested by the corresponding standard, i.e. REQA and REQB for ISO/IEC 14443 polling. The LPCD detects the detuning and loading of the reader antenna before even starting any command sequence.

2.1.1 Standard polling without LPCD

For a standard ISO/IEC 14443 reader (PCD) the normal polling sequence must use the timing requirements of the standard. This timing requirement ends up in a polling sequence as shown in Fig 2, where the reader typically stays active for $t_{on} \approx 14$ ms.

Using a standby time of $t_{standby} \approx 300 \text{ ms}$, a standby current of $I_{standby} = 5 \ \mu\text{A}$ and a polling current of $I_{on} \approx 150 \text{ mA}$, the average current consumption is quite high: $I_{average} \approx 5 \text{ mA}$

This calculation does not include the current consumption of the host μ C, which is required to control this polling sequence.

AN11145





2.1.2 LPCD function of the CLRC663

The LPCD function of the CLRC663 offers an easy to use detection with a much lower current consumption. This LPCD uses the detuning of the antenna for the card detection. After calibration the host μ C puts the CLRC663 into LPCD detection.

Then the CLRC663 goes into a temporary standby mode, which is controlled by the timer T3, as shown in Fig 3. When the Timer T3 elapses, the CLRC663 starts up with limited functionality (Startup A and B) and then sends a short RF pulse. The duration of the RF pulse is controlled by the timer T4. During this pulse either no card is detected ort a possible detuning wakes up the CLRC663. If no card is detected, the CLRC663 goes into the temporary standby mode again and the Timer T3 starts again. For more details refer to section 3

The LPCD runs forever, unless the CLRC663 is reset or a card is being detected. During the LPCD the host interface (e.g. SPI) is disabled and cannot and shall not be used.

Using a standby time of $t_{standby} \approx 300$ ms, a standby current of $I_{standby} = 5 \ \mu A$ and a polling current of $I_{on} \approx 150$ mA, the average current consumption is quite low now: $I_{average} \approx 17 \ \mu A$

This calculation does not include the current consumption of the host μ C, which is **not** required to control this LPCD sequence.

AN11145

	RF off (standby)	Startup A (≈ 6mA)	Startup B (≈ 2mA)	Check I and Q (no µC involved)	RF off (standby)
-	≈ 200500ms	≈ 340µs	≈ 85μs	≈ 10 µs	
	Standby time to be adjusted in CLRC663 timer T3	Fix Time	۱ 	RFon time to be adjusted in CLRC663 timer T4	

2.2 Parameters of LPCD

The LPCD can be designed for different target applications. In battery powered readers the current consumption in combination with the detection failure rate is the major parameter. In a standard access control reader the detection range and especially the detection speed are more important.

The details of the current calculation and optimization including some examples is shown in section 3.

2.2.1 LPCD current consumption

The current consumption depends on many parameters. Mainly the standby current during the **standby time** and the **duration of the RF pulse** are the most important parameters influencing the average current.

For the minimization of the standby current it is important to properly connect the pins of the CLRC663. Otherwise the leakage current e.g. through a pull up resistor might increase the standby current by some 10 or even 100 μ A. That would increase the average current more or less by the same amount.

The duration of the RF pulse needs to be long enough to properly detect any card, but it should not be too long, since this increases the average current consumption.

The slower the detection speed, the lower the average current.

2.2.2 LPCD detection range

The LPCD detection range depends on the detuning and loading of the antenna. Normally the standard antenna design is made to minimize the loading and detuning effect as much as possible, but for the LPCD the loading and detuning is required to detect cards.

In some cases the operating distance is (much) larger than the detection distance. Especially for cards, which have very low load, this can happen. This might be the case e.g. for ISO/IEC 15693 cards or MIFARE Classic or MIFARE Ultralight cards.

AN11145

The stronger the coupling between reader and card, the better the detection range. Therefore typically small reader antennas show a better LPCD detection range than large antennas. Small tag antennas typically detune the reader less than ID1 size cards, and therefore show a smaller detection range, even if the operating range is large.

Reader antennas with higher Q (i.e. designed only for 106 kbit/s) can show a better detection range than antennas with a very low Q (e.g. due to an LCD in the antenna area or due to the higher bit rate design).

Without knowing the antenna it is difficult to specify numbers. But the CLRC663 was designed to show a robust detection, and therefore typically has a detection range which is similar to the ISO/IEC 14443 operating distance. Example values are shown in Table 2 and Table 3.

2.2.3 LPCD detection speed

The detection speed depends mainly on the standby time. For the CLRC663 the Timer T3 is used to specify this time. This time has a direct impact on the average current consumption.

When a card is being detected with the LPCD, the CLRC663 wakes up the host μ C, which then has to start a standard polling sequence to select and activate the card for the required card operation.

2.2.4 LPCD detection failure rate

The inductive LPCD has the advantage that the detuning and loading of the antenna is taken to detect cards. Other devices, which do not detune or load the reader antenna, do not wake up the reader at all. Especially for handheld reader devices this reduces the number of failure detections enormously compared to a capacitive detection.

The number of failure detections as a direct impact on the average current consumption.

3. The CLRC663 LPCD

The LPCD of the CLRC663 contains two phases:

- 1) LPCD Calibration
- 2) LPCD Detection

During the LPCD Calibration the antenna circuit is calibrated for the "no card" state. This calibration must be done at least once, but might done automatically every once a while. The application might even use a smart handling of the calibration to avoid multiple failure detections e.g. due to a changed environment. A re-calibration is required after the antenna loading condition has changed (for whatever reason).

The LCPD Calibration derives certain register values, which correspond the "no card" state. After the LPCD Calibration the window values, which correspond to the "no card" state, must be written into the CLRC663, the Timer T3 and T4 must be set, and then the LPCD Detection can be started.

Note: Even with a card on the antenna, the LPCD Calibration might be performed. Then the "no card" state is calibrated together with this card on the antenna. Starting the LPCD Detection in such case results in "no card" as long as the card stays on the antenna. In this case "a card is detected", as soon as the card is removed.

During the LCPD Detection the CLRC663 disables the host interface and runs the LPCD function as shown in Fig 3. As soon as a card detunes the antenna from the "no card" state, the CLRC663 wakes up and sends an IRQ to wake up the host μ C.

3.1 The low power design

For the low power design the correct circuitry around the CLRC663 is important. Especially the correct connection of "unused" pins is a major topic.

3.1.1 CLRC663 unused pins

One important factor to realize a low average current consumption is the standby current. The low standby current can only be achieved, if every pin of the CLRC663 is connected properly. Otherwise a leakage current, caused by a floating pin or a high resistance pull up resistor might cause an enormously overall increased current consumption.

The Table 1 shows the recommended settings of unused pins. Those recommendations are valid for the UART interface, for I2C, for SPI and I2C-L. The only difference between the different interfaces is the use of the IF0, IF1, IF2 and IF3.

Note: the corresponding register settings must be checked and set properly, otherwise "artificial" shortcuts can increase the current consumption. Example SIGOUT: it does not make sense to set the SIGOUT internally to "1" and then connect externally to GND.

Pin #	Pin name	Туре	Supply	Pin configuration
22	CLKOUT	0	PVDD, DVDD	GND
28	IF0	I/O	PVDD, DVDD	/Rx
29	IF1	I/O	PVDD, DVDD	PVDD
30	IF2	I/O	PVDD, DVDD	Open or PVDD
31	IF3	I/O	PVDD, DVDD	PVDD
26	IFSEL0	I	PVDD, DVDD	GND
27	IFSEL1	I	PVDD, DVDD	GND
24	SDA	I/O	PVDD, DVDD	GND
23	SCL	0	PVDD, DVDD	GND
32	IRQ	0	PVDD, DVDD	GND / IRQ
21	PDOWN	I	PVDD, DVDD	GND
6	SIGOUT	0	PVDD	GND
4	тск	I	PVDD, DVDD	Open or PVDD
2	TDI	I	PVDD, DVDD	Open or PVDD
1	TDO	0	PVDD, DVDD	GND
3	TMS	1	PVDD, DVDD	Open or PVDD

Table 1. CLRC663 unused pins

AN11145

All information provided in this document is subject to legal disclaimers.

Pin #	Pin name	Туре	Supply	Pin configuration
10	AUX1	0	AVDD	GND
11	AUX2	0	AVDD	GND
5	SIGIN	I	PVDD, DVDD	GND

3.1.2 CLRC663 current measurement

To control the proper function of the low power design a current measurement is very useful. The problem of measuring the average current consumption of only a few μ A is related to the LPCD cycle, which on one hand causes a current consumption of up to 200 mA (during the short t_{RFOn}), and on the other hand a current consumption of typically I_{Standby} = 3 μ A, as can be seen in Fig 4.



3.1.2.1 Current measurement option 1:

Typically the dynamic range of a high accurate source meter allows a maximum current of up to 100 mA while measuring with a resolution of 0.1 μ A. So in this case the most reasonable measurement can be done with the following adaptation:

Reduce the I_{RFOn} and increase the $t_{Standby}$. For the standby current measurement the I_{RFon} does not matter, so for this measurement the TX-outputs can be left open. This reduces the I_{RFOn} to less than 100 mA.

Then it might be helpful to increase the standby time (Timer T3) to some seconds to allow a proper current measurement.

COMPANY PUBLIC

3.1.2.2 Current measurement option 2:

Use the standby mode of the CLRC663 to measure the standby current consumption. The current consumption in the standby mode is the same like the standby current during the tstandby of the LPCD. In this case the dynamic range of the current measurement device does not matter.

3.2 The LPCD calibration

During the LPCD Calibration the CLRC663 defines the I- and Q-channel signal levels for the "no card" state, and stores it in the Register 0x42 and 0x43:

Register 0x42: LPCD Result I register

Register 0x43: LPCD Result Q register

3.2.1 Reading I and Q values

The following script shows the operation of calibration, which sets the relevant Tx and Rx register, sets T3 and T4 (with default values), executes the AutoLPCD and AutoRestart, and reads the I and Q values for the "no card" state:

1	CLL
2	CHB 115200
3	//>
4	//> Part-1, Configurate LPCD Mode
5	//> Please remove any PICC from the HF of the reader.
6	//> "I" and the "Q" values read from:
7	<pre>//> LPCD_Result_i_Reg(42)</pre>
8	<pre>//> LPCD_Result_q_Reg(43)</pre>
9	<pre>//> shall be used in Part-2 "Detect PICC".</pre>
10	//>
11	// reset CLRC663 and idle
12	SR 00 1F
13	SLP 50
14	SR 00 00
15	// Disable IRQ0, IRQ1 interrupt sources
16	SR 06 7F
17	SR 07 7F
18	SR 08 00
19	SR 09 00
20	SR 02 B0 // Flush FIFO
21	//> LPCD_Config
22	//>
23	SR 3F CO // Set Qmin register
24	SR 40 FF // Set Qmax register
25	SR 41 CO // Set Imin register
26	SR 28 89 // set DrvMode register
27	//
28	// Execute trimming procedure
29	SR 1F 00 // Write default. T3 reload value Hi
30	SR 20 10 // Write default. T3 reload value Lo

All information provided in this document is subject to legal disclaimers.

31 SR 24 00 // Write min. T4 reload value Hi 32 SR 25 05 // Write min. T4 reload value Lo 33 SR 23 F8 // Config T4 for AutoLPCD&AutoRestart.Set AutoTrimm bit.Start T4. 34 SR 43 40 // Clear LPCD result SR 38 52 // Set Rx_ADCmode bit 35 36 SR 39 03 // Raise receiver gain to maximum 37 SR 00 01 // Execute Rc663 command "Auto T4" (Low power card detection and/or Auto trimming) 38 // Flush cmd and Fifo 39 SR 00 00 SR 02 B0 40 41 SR 38 12 // Clear Rx_ADCmode bit 42 //> ----- I and Q Value for LPCD -----43 //> -----GR 42 //> Get I 44 45 GR 43 //> Get Q //> -----LPCD_Config - done. -----46

The I and Q values can be read from the lines 44 and 45.

3.2.2 Calculation of the detection window values

These values I and Q can then be read and taken as input for the calculation of the detection window. For this calculation a threshold must be defined. The recommendation uses the threshold value TH = 1.

With this threshold TH the minimum and maximum I and Q values can be calculated:

bQMin = Q - TH	(2)
bQMax = Q + TH	(3)
bIMin = I - TH	(4)
bIMin = Q + TH	(5)



With these four values the final window values can be prepared as shown in Fig 5.

AN11145

223720

AN11145

These three values must then be stored in the three register 0x3F, 0x40 and 0x41:

Register 0x3F: LPCD_Qmin register Register 0x40: LPCD_QMax register Register 0x41: LPCD_IMin register

The calibration itself is supported by the NFC Reader Library. The principle of the LPCD calibration and detection can be tested with the script file as shown in section 3.4.1.

Note: The I- and Q-channel function in LPCD is different than during normal Rx mode.

3.3 The LPCD detection

After the window values are written into the three registers as described in section 3.2, the Timer T3 and T4 have to be programmed properly. Timer T3 defines the standby time ($t_{standby}$), while Timer T4 defines the RFon time (t_{RFon}). With these two times the detection speed as well as the average current consumption is defined:

$$I_{average} = \frac{I_{standby} \cdot t_{standby} + I_{StartupA} \cdot t_{StartupA} + I_{StartupB} \cdot t_{StartupB} + I_{RFon} \cdot t_{RFon}}{t_{standby} + t_{StartupA} + t_{StartupB} + t_{RFon}}$$
(6)

with

 $I_{standby}$ = current consumption in standby or power down mode $\leq 5 \ \mu A$

 $I_{StartupA}$ = current consumption during StartupA \approx 6 mA

IstartupB = current consumption during StartupA ≈ 2 mA

I_{RFon} = current consumption during the "normal" operation ≤ 200 mA

t_{standby} = time, where the reader is in power down (no function)

 $t_{StartupA}$ = time for StartupA ≈ 340 µs

 $t_{StartupB}$ = time for StartupA \approx 85 µs

 t_{RFon} = time of the RF carrier switched on

The standby current I_{Standby} depends on the correct definition of unused pin (see section 3.1.) Typically this current is

I_{Standby} ≈ 3 µA

The current consumption during RFon (t_{RFon}) is defined due to the overall antenna design. Typically this current with unloaded antenna is

I_{RFon} ≈ 100… 150 mA (high output power reader)

I_{RFon} ≈ 60… 100 mA (battery powered reader)

AN11145

The average current is mainly defined with the two times for the LPCD:

 t_{Standby} and t_{RFon} .

The standby time defines the detection speed and typically is

 $t_{\text{Standby}} \approx 200...300 \text{ ms}$ (fast reader)

t_{Standby} ≈ 300…1000 ms battery powered reader)

The RFon time depends on the antenna design and must be long enough to allow a proper detection. A longer time does neither improve nor disturb the functionality, but increases the average current consumption. Typically this time can be

t_{RFon} ≤ 10 µs

Note: Normally it makes sense to start with $t_{RFon} = 10 \ \mu$ s, and try lower values, until the detection fails. Typically this might happen at $t_{RFon} \le 2 \ \mu$ s. Then a margin must be considered for the final chosen value, since on one hand there are tolerances in the overall antenna circuitry, and on the other hand the low power clock for the timer T3 and T4 during the LPCD is not very accurate.

Then with these values the LPCD Detection can be started.

3.4 General examples

Main powered reader, which needs to be fast:

 $t_{RFon} = 10 \ \mu s$ $t_{Standby} = 200 \ ms$ $I_{RFon} = 150 \ mA$ \rightarrow $I_{average} \approx 22 \ \mu A$

Battery powered reader:

t_{RFon} = 7 μs

 t_{Standby} = 400 ms

I_{RFon} = 80 mA

→ I_{average} ≈ 10 µA

3.4.1 Example with script file

This example shows the LPCD with the CLRC663 red board, using the PN512 blue board antenna. The board and the corresponding tuning is shown in Fig 6.

(1

470nH

680



AN11145



After powering the calibration must be done with the configuration or calibration script file (part 1). As shown in Fig 7 the I and Q values can be read.

Serial	Action	
	Select JCF Overnde Name: LPCD_Calibration - Kopie	Process JCF
Qlose	Register I/O	Reload JCF
All to 115 kbps		
		Process
Operation Status		
C\data\MICORE\RC663\SW\PCSer	ial-RC663\LPCD_2015\LPCD_calibration - Kopie.jcf	
COM3: 115200 O N		
teauer withers ife Wi		
(1) LPCD Result I	= 0x12	
(2) LPCD Result ($\Omega = 0x^2B$	

With these values the calculation can be done, as shown in Fig 8.

AN11145

														Q	2B		L	
														1		12		Innu
set 3F		Hex												bQMin		2A		mpu
	blMax		13	0	0	0	1	0 1	0 1	1		9		bQMax	-	2C		
			30	0	0	1	1	0 1	0 0	0		A		blMin		11		
	Result of AND			0	0	0	1	0 1	0 0	0 (<<	2		blMax		13		
	Result of shift			0	1	0	0	0 (0 (0 0		€ C		TH values		1	default valu	ie is 1
	bQMin		2A	0	0	1	0	1 1	0 1	0		0	_					
	Result	6A		0	1	1	0	11	0 1	0	1		Set 3F	6A				
									1	1			Set 40	2C	-	-		
													Set 41	D1		R	esult	
set 40		Hex																
	blMax		13	0	0	0	1	0 1	0 1	1		9						
			00	0	0	0	0	1	1 0	0 (A						
	Result of AND			0	0	0	0	0 (0 0	0 1	<<	4						
	Result of shift			0	0	0	0	0	0 () ()		œ						
	bQMax		2C	0	0	1	0	1	1 0	0		0						
	Result	2C		0	0	1	0	1	1 0	0 1								
								1	1									
set 41		Hex		t				+	+		-			-				
	blMax		13	0	0	0	1	0	0 1	1		9						
			3	0	0	0	0	0 (0 1	1		A						
	Result of AND			0	0	0	0	0 1	0 1	1	<<	6						
	Result of shift			1	1	0	0	0	0 () ()		œ						
	blMin		11	0	0	0	1	0 1	0 0	11		0						
	Result	D1		1	1	0	1	0 1	0 0	1 1								

These three values must be entered in the LPCD detection script file (part 2) in the lines 9, 10 and 11:

1	CLL	
2	CHB	115200
3	//>	
4	//>	Part-2 Detect PICC
5	//>	Before staring the script please ensure that
6	//>	the register values for QMin,QMax and IMin are properlyy calculated.
7	//>	The values "I" and "Q" are dependent from the current physical conditions
8	//>	and shall be taken from Part-1 (LPCD_Mode_Config.jcf).
9	SR	3F 6A // Set QMin register!!!!!
10	SR	40 2C // Set QMax register!!!!!
11	SR	41 D1 // Set IMin register!!!!!
12	//>	Prepare LPCD command, power down time 10[ms]. Cmd time 150[µsec].
13	SR	1F 07 // Write T3 reload value Hi
14	SR	20 F2 // Write T3 reload value Lo
15	SR	24 00 // Write T4 reload value Hi
16	SR	25 13 // Write T4 reload value Lo
17	SR	23 DF // Configure T4 for AutoLPCD and AutoRestart/Autowakeup. Use 2Khz LFO,
	Sta	rt T4
18	SR	43 40 // Clear LPCD result
19	SR	38 52 // Set Rx_ADCmode bit
20	GR	39 // Backup current RxAna setting
21	SR	39 O3 // Raise receiver gain to maximum
22	// 1	Nait until T4 is started
23		::: L_WaitT4Started
24	(GR 23 // Response: 9F

AN11145

AN11145

25 JNM IOR 80 80 L WaitT4Started 26 // Flush cmd and FIFO. Clear all IRQ flags 27 SR 00 00 SR 02 B0 28 29 SR 06 7F 30 SR 07 7F 31 // Enable IRQ sources: Idle and PLCD SR 08 10 32 33 SR 09 60 34 SR 00 81 //> Start RC663 cmd "Low power card detection". Enter PowerDown mode. 35 // Wait until an IRQ occurs. 36 // Power-down causes IC not to respond and script ops end with error. 37 38 ::: L StandBy 39 GR 00 // Read command register(00). If error - Stand-by. 40 JNE IOE 00 L_StandBy 41 JNM IOR 80 80 L Continue 42 JMP L StandBy ::: L Continue 43 GR 07 44 45 JNM IOR 20 20 L_StandBy 46 47 // Flush any running command and FIFO 48 SR 00 00 SR 08 00 49 SR 09 00 50 51 GR 06 // Get Irq0 status, Response: 20 52 SR 02 B0 53 GR 0A // Read error statut register, Response: 00 54 SR 39 00 // Restore RxAna register SR 38 12 // Clear Rx_ADCmode bit 55 SR 23 5F // Stop Timer4 56 57 GR 07 // Check if LPCD-Irq1(bit5) is set. PICC detected in PLCD sequence, Response: 38 58 //> DONE

Then the script can be loaded and started. The CLRC663 is put to LPCD mode. As soon as a card is placed on the antenna, the CLRC663 wakes up and quits the LPCD detection, as shown in Fig 9.

Note: The script polls for IRQ status register via the UART, which does not make much sense in a real application and typically is replaced with a real IRQ connection between CLRC663 and host μ C. The reading of any register during the LPCD returns random values and might even disturb the LPCD, since the communication between CLRC663 and host μ C is disabled.

AN11145

ne Jeun Ben	on Log					He
Senal		Action				
<u>Ú</u> pen		Select JCF	Override Name: LPCD_D	DetectPICC_Part2_mitIR0	Process JCF	
Close	1	Register I/O			Reload JCF	1
A846 115 6	han l					
ALIOTISK	ops					
Command Lin	le					1
1					Process	
Operation Sta	itus					-
C:\data\MIC	ORE\RC663\SW\PCSerial-F	RC663\LPCD_2015\LPCD_	DetectPICC_Part2_mitIRQ.jcf			-
COM3: 11	5200 O N					-
GR 00	// data == 14 // (St	atus: 0x0104)				
GR 00	// data == 14 // (St // data == 14 // (St	atus: 0x0104) atus: 0x0104)				
GR 00	// data == 01 // (St	atus: 0x0000)				
GR 07 GR 00	// data == 08 // /St // data == 01 // (St	atus: 0x0000) atus: 0x0000)				
GR 07	// data == 08 // (St	atus: 0x0000)				
GR 00	// data == 14 // (St	atus: 0x0104)				
GR 00	// data == 14 // (3t	atus: 0x0104)				
GR 00	// data == 14 // (St	atus: 0x0104)				
GR 00	// dats == 14 // (St	atus: 0x0104)				
GR 00	// data == 00 // /St	atus: 0x0000)				
SP 00 00	// data /0 // 12t	atus: 0x0000)				
SR 08 00	// 1St	atus: 0x0000)				
SR 09 00	// ISt	atus: 0x0000)				
GR 06	// data == 30 // (St	atus: Dx0000)				
SR 02 80	// data == 00 // 15t	atus: 0x0000)				
SR 39 00	// ISt	atus: 0x0000)		Card datastad		
GR 38	// data == 52 // (St	atus: 0x0000)		Card detected		E
SR 38 12	// (St	atus: 0x0000)				
SD 23 5F	// data == 9F // (St	atus: 0x0000)				
//< Check if	LPCD-Irq1(bit5) is set.	PICC detected in PLCD :	equence.			
GR 07	// data == 38 // (St	atus: 0x0000)				12
1//< DONE						
Total and the second						

The Table 2 shows the read range of the CLRC663 connected to the PN512 blue board antenna, tested with REQA/REQB only, i.e. no crypto operation has been enabled on the card. And it shows the corresponding LPCD range tested with the same cards.

The "read range" of the ISO/IEC 10373-6 Class 1 Reference PICC is defined with the minimum field strength of 1.5 A/m, i.e. corresponds with ISO/IEC 14443 operating distance.

Table 2. LPCD detection range example with small antenna Read range for REQA/REQB only, tested with ID1 size cards

	MIFARE Plus	JCOP card	MIFARE Classic	MIFARE UL	Type B sample	ISO Ref PICC
Read range [mm]	78	68	78	80	46	46
LPCD range [mm]	35	30	36	39	42	42

AN11145

3.4.2 Example with NFC GUI

The NFC GUI ("NFC Reader Evaluator") provides a LPCD test, which allows to test the LPCD performance. After starting the NFC GUI, the interface must be opened as shown in Fig 10. Then the CLRC663 Load Protocol should be applied to initialize the CLRC663. Then the RF field must be enabled.

	Protect Protect			
IC and Interface Selection	Register Access			
RC663 * USB (ABEND) Y Connect Disc	Addr. Registe	er Name *		
COM1 *	0x00 COMMANE			Write
Reader Commands	0x01 HOSTCTRL	· · · · · · · · · · · · · · · · · · ·		
	0x02 FIFOCONTE	ROL		
Per Onivesci Pier Oniv	0x03 WATERIEVE	FI		
Soft Reset Unlock AUX Pr				
Frame Exchange				Exchange
1445 A 1445 B 15015693 LPCD	a.s	(
Protocol Settings C	Other	SAK	UID	CID
Rx Datarate: 106 kbit/s 🔻	in the second second			
Tx Datarate: 106 kbit/s TApply Settings	ReqA Loop Search for Tags			
Layer 4 Commands	Reg A Loop RF Reset Activate from Halt			
RATS Layer 3 Com	mands			
DRI (PCD to PICC) 0x00 Request	A Anticoll, CL1 Select CL1			
DSI (PICC to PCD) 0x00	A Anticol (12) Select (12)			
Deselect PPS				
Halt A	Anticoll, CL3 Select CL3			
Send data via T=CL				
	Exchange			
History				
Carrier output set				
Protocol settings applied. Reader Connected via USB (ABEND)				
				C
Status: No errors occured				
	IC an interface section RC663 + Usis (ABB/D) Connect Dis CC041 Reader Commands Reader	RC G63 * Us8 (ABEND) Connect Regist Reder Commands Addr. Regist Peid ON/RESET Field OFF 0x00 COMMANU No1 HOSTCRL 0x02 FIFOCONT Soft Reset Unlock AUX Pms 0x03 WATERLEV Probool Settings Other RegA Loop Search for Tags Rx Datarate: 106 Mb/t/s * RegA Loop Search for Tags Rx Datarate: 106 Mb/t/s * RegA Loop Search for Tags Rx Datarate: 106 Mb/t/s * RegA Loop Search for Tags Layer 4 Commands Request A Anticol. CL1 Select CL1 DSI (PCD to PICC) 0x00 Request A Anticol. CL2 Select CL2 Hait A Anticol. CL3 Select CL3 Select CL3 Sectings applied. Reader Connected via USB (ABEND) Carrier output set Protocol Settings applied. Reader Connected via USB (ABEND)	RC definition Register Access RC definition Disconnect COM1 Outo Reader Commands Outo Feld ON/RESET Field OFF Soft Reset Unlock AUX Pris Protocol Settings Other Rx Datarate: Disklahts Protocol Settings Other Rx Datarate: Disklahts Request A Antcoll. CL1 Select CD Disconnect Disklahts Request A Antcoll. CL2 Select CL3 Send data via T=CL Exchange	IL an interface section register Access RCG63 US8 (ABBD) Ornect Image: Contract Commands 0x00 COMMAND 0x01 HOSTCTRL 0x02 0x02 FIFOCONTROL 0x02 0x03 WATERLEVEL 0x03 Frame Exchange Index AUX Pris 0x04 Indextra US (MSK) 0x04 0x04 Protocol Settings Other SAK UID Rx Datarate: 106 kBit/s RegA Loop Search for Tags Layer 4 Commands Regate A Access RegA Loop Search for Tags Layer 4 Commands Regate A Activate from Hall Search for Tags USI (PICC to PCD) 0x00 Request A Anticoll. CL1 Select CL2 Beselect PPS Halt A Anticoll. CL2 Select CL3 Send data via T=CL Exchange Exchange Exchange Histry Commends Exchange Exchange Status: Via enrors occured Status: Via enrors occured Status: Via enrors occured

The next step is the LPCD Calibration to execute the LPCD, and is shown in the Fig 11. For the calibration the timer values (Timer T3 for $T_{Standby}$ and Timer T4 for T_{RFOn}) and the threshold value TH must be defined. Afterwards the tool indicates the I and Q value (LPCD_Result_I register and LPCD_Result_Q register) and calculates the corresponding values for the LPCD_Qmin register, the LPCD_QMax register and the LPCD_IMin register.

		CONTECC ENSCOLUTECE	Addr.	Register Name	*		
	COM1 -		0x00	COMMAND			Write
Re	ader Commands		0x01	HOSTCTRL			
	Field ON/RESET	Field OFF	0x02	FIFOCONTROL			
	Soft Reset	Unlock AUX Pins	0x03	WATERLEVEL	-		
Fram	ne Exchange						Exchan
14	1443 A 14443 B ISO 1569	3 LPCD					
- 13	Standby time [ms] (10-1000)	Standby Current [mA	1	1	t _{eneralta} = t3 t _{en} = t4	$I_{average} = \frac{I_{atom}}{I_{atom}}$	to the standby + los + t
3	00	On Current [mA]		current (I)	Timer 13 in mu	Timer '14' in us	Summer Com
t4	: On time [us] (10-300)	Average Current [mA]:	Lan		RF on	
						Check Land Q. values	On current in mA
de	eita: Inreshold window size (0-10)	1		Literativ	RF off	-Der Orme	Standby cur
		-			Theoreman		RD off In un
-	Calibrate			L	Construction of the second		active and the second
Ca	al. I Value: 0x0f				IRCD thread	-	time (t)
Ca	al. Q Value: 0x2a				LMAX	Q_MAX	
	Start LPCD				1 Qu	edtrature	delta
						e Q value	
	LPCD not started				UMIN	Q_MIN	
Histo	pry						
LP	CD configured						
Pro	ptocol settings applied.						
Rei	ader Connected via USB (ABEN	D)					0
Stat	us: No errors occured						
				-			-
2							
		01 D 0 0 0 0 0					

In the last step then the LPCD is started as shown in Fig 12. This puts the CLRC663 into LPCD detection, i.e. there is no communication possible between the PC GUI and the CLRC663, unless the CLRC663 detects a card.

After detecting a card, automatically a standard ISO/IEC REQA is executed.

This NFC GUI can be downloaded via this link: www.nxp.com/redirect/nxp.box.com/s/nvn4t7dxpkett7w364pbijjx88pspisi

Note: The provided NFC GUI is not qualified and not released by NXP Semiconductors. NXP Semiconductors reserves the right to make any changes on the SW without notice.

IC and Interface Selection		Register Access				
RC663 - USB (ABEND) -	Gonnect Disconnect	Addr.	Register Name	-		
COM1 *		0x00	COMMAND			Write
Reader Commands		0x01	HOSTCTRL			
Field ON/RESET	Field OFF	0x02	FIFOCONTROL			
Soft Reset	Unlock AUX Pins	0x03	WATERLEVEL			
Frame Exchange						Excha
14443 A 14443 B ISO 1569.	3 LPCD					
t3: Standby time [ms] (10-1000)	Standby Current [mA]		1	Inselic sta	laverage =	$_{standby} * t_{standby} + I_{sn} *$
300	On Current [mA]		starrant (I)	Timer't3' in ms	Timer 't4' in us	Lizantly + Lun
t4: On time [us] (10-300)	Average Current ImAT:		Lon		-	
10	the side and an burg.		-		RF on Check I and G	On curre in mA
delta: Threshold window size (0-10)	<u></u>		1.14	Pr - 41	Ch time	Standby c
1			(_standby	RF off		RF off in u
Calibrate				Standby time		Starsby time
Cal. I Value: 0x0f					in an	time (
Cal. Q Value: 0x2a				LPCD the	esholds O MAX	
Start I PCD				1 .	Quadtrature 1	Tdelta
Justeres					alue Q value	Ŧ
LPCD not started				I MIN	O MIN	
				Court .	a commenter	
History						
LPCD Successful: Request A succe	essful. ATQA = 0x44 00					
PCD started.						
Carrier output set						
Protocol settings applied.						
Stature Na arrange agginged						
Swaay no chois occirco						-
			-			-
) Detection when a	card is placed on	the antenn	а			
) Dotootion, mion a	oura lo placea en		u.			

The Table 3 shows the read range of the CLRC663 BB 5.0, tested with REQA/REQB only, i.e. no crypto operation has been enabled on the card. And it shows the corresponding LPCD range tested with the same cards.

The "read range" of the ISO/IEC 10373-6 Class 1 Reference PICC is defined with the minimum field strength of 1.5 A/m, i.e. corresponds with ISO/IEC 14443 operating distance.

Table 3. LPCD detection range example

Read range for REQA/REQB only, tested with ID1 size cards

	MIFARE Plus	JCOP card	MIFARE Classic	MIFARE UL	Type B sample	ISO Ref PICC
Read range [mm]	80	80	90	95	55	48
LPCD range [mm]	35	30	35	35	40	48

3.4.3 Example flow chart

The Fig 13 shows a flow chart of the LPCD. The LPCD itself is done without host μ C interaction. The CLRC663 raises an IRQ, as soon as a card is being detected, if the IRQ is setup properly before.

<u>Note:</u> The LPCD can only be stopped either with a card, which is detected by the CLRC663 itself or by the host μ C, executing a CLRC663 reset.



4. References

- [1] CLRC663 datasheet, <u>www.nxp.com</u>
- [2] CLRC663 script files, www.nxp.com
- [3] NXP NFC Reader Library, <u>www.nxp.com</u>

5. Legal information

5.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

5.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and

the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

5.3 Licenses

Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards.

Purchase of NXP ICs with ISO/IEC 14443 type B functionality



This NXP Semiconductors IC is ISO/IEC 14443 Type B software enabled and is licensed under Innovatron's Contactless Card patents license for ISO/IEC 14443 B.

The license includes the right to use the IC in systems and/or end-user equipment.

RATP/Innovatron Technology

5.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

MIFARE — is a trademark of NXP Semiconductors N.V.

6. List of figures

Fig 1.	LPCD principle in general4
Fig 2.	PCD card polling timing5
Fig 3.	LPCD timing6
Fig 4.	Current consumption during the CLRC663 LPCD detection
Fig 5.	Calculation of the LPCD_QMin, LPCD_QMAx, and LPCD_IMin11
Fig 6.	CLRC663 red board with PN512 blue board antenna14
Fig 7.	PC Serial with calibration result15
Fig 8.	Calculation of LPCD_Qmin, LPCD_QMax, and LPCD_IMin16
Fig 9.	PC Serial LPCD detection18
Fig 10.	NFC GUI for the CLRC663 BB5.0 (Initialisation)19
Fig 11.	NFC GUI for the CLRC663 BB5.0 (LPCD Calibration)20
Fig 12.	NFC GUI for the CLRC663 BB5.0 (LPCD Detection)21
Fig 13.	CLRC663 LPCD flow chart22

Application note COMPANY PUBLIC

7. List of tables

Table 1.	CLRC663 unused pins	3
Table 2.	LPCD detection range example with small	
	antenna18	3
Table 3.	LPCD detection range example2	1

8. Contents

1.	Introduction	3
2.	Principle of LPCD	3
2.1	Polling versus LPCD	4
2.1.1	Standard polling without LPCD	4
2.1.2	LPCD function of the CLRC663	5
2.2	Parameters of LPCD	6
2.2.1	LPCD current consumption	6
2.2.2	LPCD detection range	6
2.2.3	LPCD detection speed	7
2.2.4	LPCD detection failure rate	7
3.	The CLRC663 LPCD	7
3.1	The low power design	8
3.1.1	CLRC663 unused pins	8
3.1.2	CLRC663 current measurement	9
3.1.2.1	Current measurement option 1:	9
3.1.2.2	Current measurement option 2:	. 10
3.2	The LPCD calibration	10
3.2.1	Reading I and Q values	10
3.2.2	Calculation of the detection window values	
3.3		12
3.4	General examples	.13
3.4.1		.13
3.4.Z	Example with NFC GOI	. 19
3.4.3		
4.	References	
5.	Legal information	23
5.1	Definitions	23
5.2	Disclaimers	23
5.3	Licenses	23
5.4	I rademarks	23
6.	List of figures	.24
7.	List of tables	25
8.	Contents	.26

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP Semiconductors N.V. 2015.

For more information, visit: http://www.nxp.com

All rights reserved.

Date of release: 4 May 2015 223720 Document identifier: AN11145