

AN11190

Application Note for the BGA7130 EVB 865 - 880 MHz

Rev. 1.0 — 2 July 2012

Application note

Document information

Info	Content
Keywords	Medium Power, 30 dBm, 865 - 880 MHz
Abstract	This Application Note describes the layout, schematics, characteristics and measurement methods of the BGA7130 tested in the 865 - 880 MHz range.



Revision history

Rev	Date	Description
1.0	20120702	Initial document

Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

1. Introduction

The BGA7130 is a wideband Silicon-Germanium MMIC (Monolithic Microwave Integrated Circuit) processed in NXP's mainstream Si QuBIC4+ BiCmos process. This process intrinsic inhibits high F_T figures (up to 28 GHz), while not compromising ruggedness (breakdown voltage) and noise figures. These characteristics make this device suitable for versatile RF e.g. final amplifier stages in E-Metering, MoCa (Multimedia on Coax), SMATV and ISM applications. The BGA7130 exhibits an integrated active bias circuit, to ensure almost flat performance over a temperature range from -40°C to $+85^{\circ}\text{C}$. No additional bias circuitry is required to bias the device; the internal bias circuit ensures stable quiescent currents (450 mA) over temperature.

The BGA7130 is packaged in the SOT908-1, and in combination with the optimized die design, gives excellent thermal performance, which leads to lifetimes of the product that fulfills the demanding applications

To ensure optimal ESD protections, all pins are ESD protected.

All above mentioned highlight makes the BGA7130 an extremely attractive device with optimal performance/cost ratio, as compared to other devices in the market.

2. Product Profile

2.1 General description

The BGA7130 MMIC is a one-stage amplifier, offered in a low-cost leadless surface-mount package. It delivers 30 dBm output power at 5 V with high linearity. Its power saving features include simple quiescent current adjustment, which allows class-AB operation and logic-level shutdown control to reduce the supply current to 4 μA .

2.2 Features

- 400 MHz to 2700 MHz frequency operating range
- Integrated active biasing
- External matching allows broad application optimization of the electrical performance
- 3 V to 5 V single supply operation
- ESD protection at all pins
- Excellent ruggedness performance:
 - ◆ withstands open / short output mismatch conditions
 - ◆ withstands voltage peaks of 8.5 V supply voltage

2.3 Applications

- Broadband CPE / MoCA
- WLAN / ISM / RFID
- Industrial applications
- Wireless infrastructure (base station, repeater, backhaul systems)
- Satellite Master Antenna TV (SMATV)

2.4 Application information


Table 1. Quick reference data

4.75 V ≤ V_{SUP} ≤ 5.25 V; -40 °C ≤ T_{case} ≤ +85 °C; p_i < -20 dBm; R3 = 523 Ω (tolerance 1 %); input and output impedances matched to 50 Ω ; pin ENABLE = HIGH; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{SUP}	supply voltage		[1] 4.75	-	5.25	V
I _{CC(tot)}	total supply current		[2] 390	450	510	mA
		500 Ω ≤ R3 ≤ 4.7 kΩ	[2] 50	-	550	mA
		500 Ω ≤ R3 ≤ 4.7 kΩ; pin ENABLE = LOW	[2] -	4	6	μA
T _{case}	case temperature		[3] -40	+25	+85	°C
f	frequency		400	-	2700	MHz
Measured at LTE-750 MHz						
f	frequency		[4] 728	748	768	MHz
G _p	power gain	728 MHz ≤ f ≤ 768 MHz	17	20	23	dB
P _{L(1dB)}	output power at 1 dB gain compression	728 MHz ≤ f ≤ 768 MHz	27	30.5	-	dBm
IP _{3O}	output third-order intercept point	728 MHz ≤ f ≤ 768 MHz; P _L = 19 dBm per tone; tone spacing = 1 MHz	39	42.5	-	dBm
Measured at UMTS-2140 MHz						
f	frequency		[5] 2110	2140	2170	MHz
G _p	power gain	2110 MHz ≤ f ≤ 2170 MHz	9	12	15	dB
P _{L(1dB)}	output power at 1 dB gain compression	2110 MHz ≤ f ≤ 2170 MHz	27	30	-	dBm
IP _{3O}	output third-order intercept point	2110 MHz ≤ f ≤ 2170 MHz; P _L = 19 dBm per tone; tone spacing = 1 MHz	40.5	44	-	dBm

- [1] Supply voltage on pins RF_OUT and V_{CC}.
- [2] Current through pins RF_OUT and V_{CC}.
- [3] T_{case} is the temperature at the soldering point of the exposed die pad.
- [4] Covering downlink frequency range of eUTRAN bands 11, 13, 14 and 17.
- [5] Covering downlink frequency range of eUTRAN bands 1, 4 and 10.

3. Pinning information



3.1 Pin description

Table 4. Pin description

Symbol	Pin	Description
n.c.	1, 4	not connected [1]
RF_OUT	2, 3	RF output and supply to the amplifier [2]
V _{CC}	5	bias supply voltage [3]
ENABLE	6	enable
RF_IN	7	RF input [2]
ICQ_ADJ	8	quiescent collector current adjustment by an external resistor
GND	exposed die pad	ground [4]

[1] This pin can be connected to ground.

[2] This pin requires an external DC-blocking capacitor.

[3] RF decoupled.

[4] The exposed die pad of the SOT908-3 also functions as heatsink for the power amplifier.

4. Functional Diagram




Fig 2. Functional diagram

As can be observed in Fig. 2, the bias and temperature control is fully integrated in the device, to accommodate ease of use in the application. The quiescent current can be adjusted by R3 (on the EVB R3 is a fixed resistor, but can be replaced by a trimmer potentiometer), while the RF can be switched on/off by a logic level ("0" or "1") on the enable pin (SHDN).

5. Evaluation Board (EVB)

The BGA7130 865 - 880 MHz EVB simplifies the evaluation of the BGA7130 RF MMIC, for the frequency band 865 - 880 MHz. The EVB enables testing of the device performance and requires no additional support circuitry. The board is assembled with BGA7130, including input- and output matching components, to optimize the performance. The board is utilized with SMA connectors at both input and output for connection to RF test equipment.

5.1 Application circuit.

In Fig.3 the circuit diagram of the EVB is shown.




Fig 3. BGA7130 865 - 880 MHz EVB circuit diagram

5.2 Bill of Materials (BOM)

Component	Description	Value	Function	size	Remarks
J1,J2	RF connector	SMA			Emerson Network Power 142-0701-841
J3	DC connector	6 pins			
C8	capacitor	10 uF	DC decoupling		
C7	capacitor	100 nF	DC decoupling	0603	
C6	capacitor	1 nF	DC decoupling	0603	
C1,C5	capacitor	47 pF	DC blocking	0603	
C2	capacitor	15 pF	input match	0603	
C3	capacitor	47 pF	output match	0402	
C4	capacitor	10 pF	output match	0603	
R1	resistor	47 Ohm		0402	
R2	resistor	270 Ohm		0603	
R3	resistor	0 Ohm	bias setting	0603	
R4	resistor	523 Ohm	bias setting	0603	
R5	resistor	0 Ohm		0603	
MSL1 [1]	micro stripline	W=1.14 mm, S=0.8 mm L=10.95 mm	50 Ohm line		
MSL2 [1]	micro stripline	W=1.14 mm, S=0.8 mm L=8.0 mm	input match		
MSL3 [1]	micro stripline	W=1.14 mm, S=0.8 mm L=1.6 mm	output match		
MSL4 [1]	micro stripline	W=1.14 mm, S=0.8 mm L=6.3 mm	output match		
MSL5 [1]	micro stripline	W=1.14 mm, S=0.8 mm L=3.4 mm	output match		
MSL6 [1]	micro stripline	W=1.14 mm, S=0.8 mm L=10.95 mm	50 Ohm line		
L1	inductor	1.5 nH	output match	0402	Murata LQW15
L2	inductor	68 nH	DC Feed	0603	Murata LQW18AN68NG10

[1] MSL1 to MSL6 dimensions specified as Width (W), Spacing (S) and Length (L)

5.3 Board layout

In Figure 4, the layout of the BGA7130 circuit, as tuned for 865 - 880 MHz is shown.




Fig 4. BGA7130 865 - 880 MHz circuit layout

5.4 PCB stack

The PCB is constructed as a four layer PCB (see Fig.5) stack. The width and the gap between the strip line and ground plane are configured such, that in combination with the RO4003C properties (ϵ_r , height) a 50 Ohm transmission line is defined.




Fig 5. PCB stack build

5.5 Surface mount reflow soldering description

To ensure optimal performance- and lifetime of the device, proper soldering of the device on the PCB is a must. Proper soldering will ensure maximum heat transfer of the device to its environment (either free air or heat sink), hence minimizing the overall thermal resistance in order to keep the junction temperature low. A detailed description for surface mount reflow soldering can be found in the Application Note AN10365, on www.nxp.com.

6. Measurement conditions- and set-up's

In this section, the measurement conditions and measurement set-ups are described, as applied for the characterization data in this report.

6.1 Output intercept point (OIP3) or IMD3

As a figure of merit for linearity, the output intercept point (OIP3) is defined (see Fig. 6). The measurement set-up (see Fig.7) is configured to achieve best performance. After the signal generators, a low pass filter (LPF) and isolator are applied, before combining the two signals. This configuration gives best isolation between the generators, hence a pure input spectrum of your signal. IMD3 levels of the input signal < -80 dBc can be achieved, so accurate IMD3 and OIP3 measurement are feasible.

6.1.1 OIP3/IMD3 measurement conditions

The OIP3 (or IMD3) of the EVB is measured with a tone spacing $\Delta f = (f_2 - f_1)$ of 1 MHz, and as function of the output power (either the average output power or output power per tone).




Fig 6. Output Intercept Point definition




Fig 7. Output intercept Point (OIP3)/IMD3 set-up

6.2 S-parameters and output compression point (P1dB).

Both S-parameters of the EVB and the output compression point are measured with a network analyzer (NWA). The P1dB is measured by sweeping the input power, and observe where the S21 of the device has compressed 1 dB compared to the linear gain (for this measurement a input power calibration with a power head has been performed, in order to accurate measure the input power). The output power of the device is calculated by $P_{out} = P_{in} * gain (=S_{21})$. See also Fig. 8. To enhance the drive power for the EVB optional a driver amplifier can be applied, in order to prevent that output signal of the EVB drives the receiver of the NWA into compression, and output attenuator can be an option (both driver amplifier and attenuator should be included in the calibration path).

6.2.1 S-parameter measurement conditions

In order to maintain small signal conditions for the S-parameter measurements, an input power of -30 dBm is applied.




Fig 8. S-parameter and output compression power set-up

6.3 Noise Figure Measurements (NF).

The Noise Figure (NF) of the EVB is measured with a calibrated noise source (with a specified Excess Noise Ratio (ENR)), and with a spectrum analyzer with noise measurement option. The system is calibrated with this noise source, in order to measure accurate noise figures (see Fig. 9).





Fig 9. Noise Figure measurement set-up

6.4 Switching time measurements.

The switching times (the RF output of the BGA7130 can be switched on/off by enabling/disabling the devices via control of the SHDN pin) are measured according the set-up, as described in Fig. 10. The RF output is switched on/off by a pulse generator (which also supplies the trigger signal to the oscilloscope), while the RF response is measured with a spectrum analyzer, in the zero span mode. The envelope of the RF output signal is fed to the oscilloscope by means of the VIDEO OUT option of the spectrum analyzer.



7. User instructions


For proper operation of the EVB, the following instructions should be followed:

To power on the device, follow the sequence below:

- Connect the ground to one of the ground pins
- Connect the 5V to the VCC pin
- Connect 5V to the enable pin


To power off the device, follow the sequence below:

- Disconnect 5V to the enable pin
- Disconnect the 5V to the VCC pin
- Disconnect the ground to one of the ground pins



8. Typical measurement results

8.1 S-parameters: Vcc=5V; Icc=450mA




Mkr	Trace	X-Axis	Value	Notes
1 ▾	S11	865.0000 MHz	-11.87 dB	
2 ▾	S11	880.0000 MHz	-18.03 dB	
3 ▾	S21	865.0000 MHz	20.15 dB	
4 ▾	S21	880.0000 MHz	20.01 dB	
5 ▾	S22	865.0000 MHz	-23.86 dB	
6 ▾	S22	880.0000 MHz	-15.15 dB	

8.2 P1dB and OIP3: Vcc=5V; Icc=450 mA ; frequency = 865 - 880 MHz

freq [MHz]	P1dB [dBm]	OIP3 [dBm]
865	29.7	43
880	29.6	42.5

8.3 Switching times: Vcc=5V; Icc=450 mA ; frequency = 872 MHz



9. Legal information

9.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

9.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

9.3 Licenses

Purchase of NXP <xxx> components

<License statement text>

9.4 Patents

Notice is herewith given that the subject device uses one or more of the following patents and that each of these patents may have corresponding patents in other jurisdictions.

<Patent ID> — owned by <Company name>

9.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

<Name> — is a trademark of NXP B.V.

10. List of figures

Fig 1.	SOT908-1 Pin configuration.....	5
Fig 2.	Functional diagram	6
Fig 3.	BGA7130 865 - 880 MHz EVB circuit diagram..	7
Fig 4.	BGA7130 865 - 880 MHz circuit layout	8
Fig 5.	PCB stack build.....	8
Fig 6.	Output Intercept Point definition.....	10
Fig 7.	Output intercept Point (OIP3)/IMD3 set-up	10
Fig 8.	S-parameter and output compression power set-up	11
Fig 9.	Noise Figure measurement set-up.....	12
Fig 10.	Switching time set-up.....	13
Fig 11.	Device DC connections.....	14

11. Contents

1.	Introduction	3
2.	Product Profile.....	3
2.1	General description	3
2.2	Features	3
2.3	Applications.....	4
2.4	Application information.....	4
3.	Pinning information	5
3.1	Pin description.....	5
4.	Functional Diagram.....	6
5.	Evaluation Board (EVB)	6
5.1	Application circuit	7
5.2	Bill of Materials (BOM)	7
5.3	Board layout.....	8
5.4	PCB stack	8
5.5	Surface mount reflow soldering description.....	9
6.	Measurement conditions- and set-up's	9
6.1	Output intercept point (OIP3) or IMD3.....	9
6.1.1	OIP3/IMD3 measurement conditions	9
6.2	S-parameters and output compression point (P1dB).....	11
6.2.1	S-parameter measurement conditions	11
6.3	Noise Figure Measurements (NF).....	12
6.4	Switching time measurements.	13
7.	User instructions.....	14
8.	Typical measurement results.....	15
8.1	S-parameters: Vcc=5V; Icc=450mA	15
8.2	P1dB and OIP3: Vcc=5V; Icc=450 mA ; frequency = 865 - 880 MHz	16
8.3	Switching times: Vcc=5V; Icc=450 mA ; frequency = 872 MHz	16
9.	Legal information	17
9.1	Definitions	17
9.2	Disclaimers.....	17
9.3	Licenses.....	17
9.4	Patents.....	17
9.5	Trademarks.....	17
10.	List of figures.....	18
11.	Contents.....	19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.
