Document information

<table>
<thead>
<tr>
<th>Info</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Keywords</td>
<td>BFU580Q, BFU580G, BFU5xx series, FM band</td>
</tr>
<tr>
<td>Abstract</td>
<td>This document describes an FM band LNA design implemented on BFU580Q/BFU590Q Starter kit</td>
</tr>
<tr>
<td>Ordering info</td>
<td>BFU580Q/BFU590Q Starter-kit OM7965, 12nc 9340 678 74598</td>
</tr>
<tr>
<td>Contact info</td>
<td>For more information, please visit: <a href="http://www.nxp.com">http://www.nxp.com</a></td>
</tr>
</tbody>
</table>
## Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>20140616</td>
<td>First publication</td>
</tr>
</tbody>
</table>
1. Abstract

In this application note an FM band LNA design (low noise amplifier) using a BFU580Q transistor from NXP latest wideband transistor range is described. It shows the design, simulation and implementation phases. Together with measurement results, parameters measured over temperature are shown. The application note (AN) can be a starting point for new design(s), and/or derivative designs.

2. Introduction

The BFU500 series transistor family is designed to meet the latest requirements on high frequency applications (up to approximately 2 GHz) such as communication, automotive and industrial equipment. As soon as fast, low noise analogue signal processing is required, combined with medium to high voltage swings the BFU500 series transistors are the perfect choice. Due to the high gain at low supply current those types can also be applied very well in battery powered equipment. Compared to previous Philips / NXP transistor generations and competitor products, improvements on gain, noise and thermal properties are realized BFU500 series transistors are available in various packages.

The transistors are promoted with a full promotion package, called “starter kits” (one kit type per package-type). Those kits include two PCB’s (one with grounded emitter, one with emitter degeneration provision), RF connectors, transistors and simulation model parameters required to perform simulations. See the overview of available starter kits in the table below.

<table>
<thead>
<tr>
<th>Basic type</th>
<th>Customer evaluation kits</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 BFU520W, BFU530W, BFU550W</td>
<td>OM7960, starter kit for transistors in SOT323 package</td>
</tr>
<tr>
<td>2 BFU520A, BFU530A, BFU550A</td>
<td>OM7961, starter kit for transistors in SOT23 package</td>
</tr>
<tr>
<td>3 BFU520, BFU530, BFU550</td>
<td>OM7962, starter kit for transistors in SOT143 package</td>
</tr>
<tr>
<td>4 BFU520X, BFU530X, BFU550X</td>
<td>OM7963, starter kit for transistors in SOT143X package</td>
</tr>
<tr>
<td>5 BFU520XR, BFU530XR, BFU550XR</td>
<td>OM7964, starter kit for transistors in SOT143XR package</td>
</tr>
<tr>
<td>6 BFU580Q, BFU590Q</td>
<td>OM7965, starter kit for transistors in SOT89 package</td>
</tr>
<tr>
<td>7 BFU580G, BFU590G</td>
<td>OM7966, starter kit for transistors in SOT223 package</td>
</tr>
</tbody>
</table>
3. Requirements

The demonstrator circuit is designed to show the BFU580Q capabilities for a FM LNA with focus on Noise Figure and Linearity with supply current limited to maximum 25mA.

The aim of the demonstrator circuit was to design a LNA optimized for the FM band (88 MHz to 108 MHz) for automotive equipment meeting following requirements:

- Supply Voltage: 5.0 Volts nominal
- Supply current: approx. 20 mA to 25mA (at ambient temperature)
- Frequency range: 88 MHz – 108 MHz
- Noise Figure: < 2dB
- Gain: approx. 20 dB
- OIP3: > +15dBm
- Input Return-Loss: > 10dB
- Output Return-Loss: > 10dB

The design is aimed at low BOM cost and small PCB area, inductors are SMD types (preferable low cost multilayer types) to enable simple tuning to other frequency bands.

As the design should be usable for automotive / car entertainment applications the behavior over temperature should be monitored.
4. Design considerations

In order to achieve low Noise Figure and reasonable Gain the source impedance has to be in between the optimum for Noise Figure and maximum Gain with given biasing current. As the required BW is approximately 20% of the Centre Frequency high Q matching circuits are not preferred (may lead to significant gain variations in the band).

The typical impedances in FM radio’s for RF are 75 Ohms, as our demonstrator utilizes 50 Ohms transmission lines and connectivity two versions could be simulated.

At any time the circuit should be stable, hence during the design phase the stability factor needs to be observed carefully.

5. Design approach

The design starts in the simulation phase, applying the Mextram Model (available at http://www.nxp.com). Agilent “Advanced Design System” (ADS) was used for this but other simulation software packages should give equal results. Spice / Gummel Poon models are also available. In case simulations with S-parameter data have to be performed it is possible to download data from www.nxp.com. S-parameters data for various supply voltages and bias currents is available.

Once simulation results meet the requirements, the circuit is built on a universal Printed Circuit Board (PCB) and evaluated. If measurement results show significant offset from simulated results, fine tuning is required until required performance is met. To achieve better matching between simulations and measurements, the PCB parasitic properties were added in the simulation template.

Following blocks of passive components can be identified:
1) resistors for DC biasing
2) passives set up collector load
3) passives for output matching
4) passives for input matching
5) passives required to ensure stable operation

5.1 Simulation steps

Following simulation / design approach can be useful:

1) Configure the DC bias set-up, ensuring the Icc is set around desired value.
2) Configure the collector load circuit and output matching circuitry, optimizing the output Return Loss (RL).
3) Check stability.
4) Configure the input matching, for LNA optimize for minimum noise figure (NF) but keep close to optimum gain, if possible optimum NF gain points should be close.
5) Check stability.

Assumptions:
- Realistic passives are used by applying Murata design kit (0805 / 0603)
- PCB tracks represented by strip-lines
5.2 Implementation / evaluation steps

Following implementation / evaluation steps have been executed:

1) Implement simulated design on universal PCB.
2) Evaluate LNA on Gain / NF / matching / Stability at ambient temperature.
3) Fine tune passives if required.
4) In case significant differences between simulations and measured results are observed, try to modify parasitic properties in the simulation template.
5) Measure LNA design on RF parameters over temperature.

5.3 Setting up the DC bias circuit

Circuit 1 has the advantage that resistive noise from the resistors R1 and R2 is suppressed by capacitor C1, but at the cost of an extra inductor. This inductor can be part of the input matching.

Circuit 2 is commonly used and saves two passive components. Both circuits tend to have increasing collector current (Icc) with increasing temperature, partly stabilized by R3. Increasing R3 will degrade the linearity as it lowers the Vc.
5.4 Described design versions

Table 2. Different versions simulated

<table>
<thead>
<tr>
<th>Version</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>3 applying input match</th>
</tr>
</thead>
<tbody>
<tr>
<td>Typical Zin/Zout</td>
<td>75Ω</td>
<td>50Ω</td>
<td>75Ω</td>
<td>75Ω</td>
</tr>
<tr>
<td>Feedback</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Selectivity</td>
<td>Medium</td>
<td>Small</td>
<td>Medium</td>
<td>Small</td>
</tr>
<tr>
<td>Built/tested</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

5.5 Version 1, 75 Ohms selective LNA

The configuration used and simulation display is shown below (ADS).

This is the schematic applied for S-parameter simulations. At the input there are no additional matching components used, still the input return loss reaches levels >10 dB.

The components L1, L4, C1 are tuned to get good match/gain match in the required frequency band.

Inductor L3 represents the parasitic inductance in the emitter path to ground (PCB related).
The gain is above 20dB. There is a steep roll off for higher frequencies which can be advantageous in case large signals outside the FM band have to be suppressed. For example the suppression of the lowest LTE band (728 MHz) is 37 dB.

At 5.0 Volts supply the simulated supply current is 22mA. Also note that there are no additional matching components used at the input. The input-return-loss as well as the output-return-loss is more than 10dB.
Simulating the Noise and Gain behavior gives the results as shown in figure 5.

**Fig 5. Version 1, Noise Figure, Noise circles**

For better Noise Figure an additional network that matches the source towards the optimum (lower than 75 Ohms) could be used, however simulations show that this significantly degrades the input matching.

**Fig 6. Version 1, Stability figures**
5.5.1 Version 1, linearity simulations

A harmonic balance simulation template is used, spacing applied was 100 kHz.

- Fig 7. ADS simulation set-up for IP3

- Fig 8. Version 1 IP3 simulation results
5.5.2 Summary / conclusions on version 1

This version has some selectivity (approx 37 dB damping for lowest LTE band). To ensure the proper frequency band, an evaluation on the spread of used components and PCB tolerances have to be performed (i.e. Monte Carlo). The NF is approx 1.7 dB with a good input return-loss. The NF could be improved at the cost of the input reflection coefficient.

5.6 Version 2, 50 Ohms LNA, applying feedback

The configuration used and simulation display is shown below (ADS).

This is the schematic applied for S-parameter simulations. At the input there are no additional matching components used, still the input reflection reaches levels < -10 dB.

The components R5, C12 are used to generate feedback. The micro-strip lines used represent the copper patterns of applied PCB.
The gain is above 20dB. At 5.0 Volts supply the simulated supply current is 25mA. Also note that there are no additional matching components used at the input. The input-return-loss is more than 10dB, the output-return-loss >20dB.
For better Noise Figure an additional network that matches the source towards the optimum could be used, however simulations show that this significantly degrades the input matching.

If either $\mu_{source}$ or $\mu_{load}$ is $>1$, the circuit is unconditionally stable.
5.6.1 Version 2, linearity simulations

A harmonic balance simulation template is used, spacing applied was 5 kHz.

Fig 13. ADS simulation set-up for IP3

Fig 14. Version 2 IP3 simulation results
5.6.2 Summary / conclusions on version 2

This version 2 has price advantages compared to version 1, as the required passives are only resistors and capacitors. The NF is approx 1.6 dB with a good input return-loss. The NF could be improved at the cost of the input reflection coefficient.

The version 2 is implemented on the universal PCB, as delivered in the starter-kit. This PCB is equipped with SMA (50 Ohms) connectors.

A similar 75 Ohms version, called version 3, applying feedback is designed in ADS. Results are shown in sections 5.7.

5.7 Version 3, 75 Ohms LNA, applying feedback

The configuration used and simulation display is shown below (ADS).

Fig 15. FM LNA version 3, applied ADS schematic

This is the schematic applied for S-parameter simulations. At the input there are no additional matching components used, still the input return loss reaches levels >10 dB.

The components R5/C12 are used to generate feedback, components L4/C19 are used to match the output.
The gain is above 20dB, at 5.0 Volts supply the simulated supply current is 25mA. Due to the additional output matching section (L4, C19) there is more rejection, compared to version 2, for frequencies above the FM band. As an example marker 8 is shown at a lower LTE band.

Simulating the Noise and Gain behavior gives the results as shown in figure 17.
For better Noise Figure an additional network that matches the source towards the optimum could be used, but this will most likely degrade the input matching performance.

If either $\mu_\text{source}$ or $\mu_\text{load}$ is $>1$, the circuit is unconditionally stable.
5.7.1 Version 3, linearity simulations

A harmonic balance simulation template is used, spacing applied was 5 kHz.

Fig 19. ADS simulation set-up for IP3

Fig 20. IP3 simulation results
5.7.2 Optimizing version 3 for best Noise Figure

By applying an input match that creates source impedance close to the optimum for Noise Figure, we could optimize the design for Noise Figure, with a possible trade-off for other parameters. The optimum source impedance can be seen in figure 17 and has to be smaller than 75Ω with imaginary part close to zero. The figure below shows the input configuration used that tunes the source impedance towards the optimum for lowest noise figure (components used for tuning are L5 and C20).

Fig 21. ADS simulation schematic for source matching

In the figure below the simulated source impedance is shown.

Fig 22. Simulated source impedance for input matched version 3
When simulating the LNA including the input network for noise we get the plot as shown below:

![Simulated Noise Figure for input matched version 3](image)

Now clearly the optimum for noise has moved towards the ideal 75Ω point and the optimum for gain is also not too far off. Simulated Noise Figure is now 1.1 to 1.2 dB. Simulated S-parameters are show in the next graph.
The gain is comparable with previous version. The output matching can be considered as moderate, to obtain that the matching network at the output was removed.

The linearity simulations showed almost equal behavior as the version without input matching, OIP3 simulated is 18.9 dBm.

5.7.3 Summary / conclusions on version 3

For this design the 50Ω version (version 2) is taken as starting point, a conversion to 75Ω is simulated. The version with source matching is best for lowest Noise Figure (approx. 1.2 dB), the version with output matching has more rejection for "out of band" frequencies (i.e. LTE bands) but Noise Figure is almost 1 dB higher. For linearity both versions show equal performance.
6. Implementation on starter-kit

The circuit diagram of the evaluation board that was build and evaluated over temperature is shown in figure 25. Version 2, as described in sections 5.6, was used.

6.1 BFU580Q FM LNA schematic

![BFU580Q FM LNA schematic](image)

The PCB layout used for our internal evaluations did not accommodate the DC feed after the 68Ω resistor towards the 56Ω collector resistor, so a piece of wire was manually placed as show in the PCB drawing in figure 23.

Please note that not-used components (0R or jumpers that are present on the PCB design to allow different input configurations) in series with the signal path at the LNA input might cause additional input loss that adds to the Noise Figure.
6.2 BFU580Q FM LNA, PCB drawing

Fig 26. PCB and component placement for evaluated version

Remarks:
0R = SMD jumper, NM = not mounted
NM = component not mounted.
A connection from point A to B has to be made for the Collector Bias as shown.

6.1 PCB properties, layer stack

Fig 27. PCB layers used for Evaluation Boards in Starter kit
### 6.1 Typical LNA evaluation board results

**Table 3. Typical results measured on the evaluation boards**  
*Operating Frequency is f = 98 MHz unless otherwise specified; Temp = 25 °C*

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>EVB</th>
<th>Unit</th>
<th>Remarks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>$V_{CC}$</td>
<td>5.0</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Supply Current</td>
<td>$I_{CC}$</td>
<td>25</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Noise Figure</td>
<td>NF</td>
<td>1.6</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Power Gain</td>
<td>$G_p$</td>
<td>22</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Input Return Loss</td>
<td>$R_{L_{in}}$</td>
<td>-15</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Output Return Loss</td>
<td>$R_{L_{out}}$</td>
<td>-11</td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Output third order intercept point</td>
<td>OIP3</td>
<td>+15</td>
<td>dBm</td>
<td></td>
</tr>
</tbody>
</table>

**Table 4. Bill Of Materials**

<table>
<thead>
<tr>
<th>Value</th>
<th>Description</th>
<th>Footprint</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>BFU580Q</td>
<td>Transistor</td>
<td>SOT89</td>
<td>NXP Semiconductors</td>
</tr>
<tr>
<td>330 pF</td>
<td>Capacitor</td>
<td>0603</td>
<td>Various</td>
</tr>
<tr>
<td>330 pF</td>
<td>Capacitor</td>
<td>0603</td>
<td>Various</td>
</tr>
<tr>
<td>330 pF</td>
<td>Capacitor</td>
<td>0603</td>
<td>Various</td>
</tr>
<tr>
<td>330 pF</td>
<td>Capacitor</td>
<td>0603</td>
<td>Various</td>
</tr>
<tr>
<td>47 nF</td>
<td>Capacitor</td>
<td>0603</td>
<td>Various</td>
</tr>
<tr>
<td>47 nF</td>
<td>Capacitor</td>
<td>0603</td>
<td>Various</td>
</tr>
<tr>
<td>56 Ω</td>
<td>Resistor</td>
<td>0603</td>
<td>Various</td>
</tr>
<tr>
<td>68 Ω</td>
<td>Resistor</td>
<td>0603</td>
<td>Various</td>
</tr>
<tr>
<td>1.2 kΩ</td>
<td>Resistor</td>
<td>0603</td>
<td>Various</td>
</tr>
<tr>
<td>8.2 kΩ</td>
<td>Resistor</td>
<td>0603</td>
<td>Various</td>
</tr>
</tbody>
</table>
6.2 Simulation versus measured results

**Fig 28. Version 2, measured versus simulated S-pars**
7. Characterization of LNA over temperature and supply voltage

7.1 Gain (S21) = f (freq)

Fig 29. Measured S21 over frequency for different temperatures

7.2 Input return-loss (S11) = f (freq)

Fig 30. Measured S11 over frequency for different temperatures
7.3 Output return-loss (S22) = f (freq)

![Graph of Output return-loss (S22) vs. Frequency](image1)

Fig 31. Measured S22 over frequency for different temperatures

7.4 Isolation (S12) = f (freq)

![Graph of Isolation (S12) vs. Frequency](image2)

Fig 32. Measured S12 over frequency for different temperatures
7.5 Output third-order intercept point (OIP3) = f (Tamb)

Fig 33. Measured OIP3 over temperature for different supply voltages

7.6 Noise Figure = f (Freq)

Fig 34. Measured Noise Figure over frequency for different temperatures
8. Conclusions / recommendations

With the BFU580Q a simple and cheap FM band LNA design with NF close to 1.6 dB with IOP3 of +15 dBm in 50Ω system can be implemented. The LNA draws approximately 23 mA and has good input and output matching properties.

In case a 75Ω LNA is required design version 3 can be used, the NF that can be achieved is 1.2 dB and OIP3 +19 dBm at 25 mA supply current.

Shown circuits can be used as a base for derivative designs. Matching to other frequencies can be done by tuning relevant capacitors and inductors.

9. References

BFU58Q datasheet
BFU5xxQ starter-kit (5) User Manual, UM10772

10. Abbreviations

LNA  Low Noise Amplifier
FM   Frequency Modulation
AN   Application Note
PCB  printed Circuit Board
RF   Radio Frequency
OIP3 Third order Output Intersection Point
NF   Noise Figure
BOM  Bill of Materials
SMD  Surface Mounted Devices
DC   Direct Current
11. Legal information

11.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

11.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer’s exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

11.3 Licenses

Purchase of NXP <xxx> components

<License statement text>

11.4 Patents

Notice is herewith given that the subject device uses one or more of the following patents and that each of these patents may have corresponding patents in other jurisdictions.

<Patent ID> — owned by <Company name>

11.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

<Name> — is a trademark of NXP B.V.
12. List of figures

Fig 1. BFU580Q EVB picture .................................. 4
Fig 2. Circuitry to set DC bias current ....................... 6
Fig 3. FM LNA version 1, applied ADS schematic ...... 7
Fig 4. Version 1 S-parameter simulation results .......... 8
Fig 5. Version 1, Noise Figure, Noise circles .......... 9
Fig 6. Version 1, Stability figures ......................... 9
Fig 7. ADS simulation set-up for IP3 ..................... 10
Fig 8. Version 1 IP3 simulation results ................... 10
Fig 9. FM LNA version 2, applied ADS schematic .... 11
Fig 10. Version 2 S-parameter simulation results .... 12
Fig 11. Version 2, Noise Figure, Noise circles ....... 13
Fig 12. Version 2, Stability figures ..................... 13
Fig 13. ADS simulation set-up for IP3 .................... 14
Fig 14. Version 2 IP3 simulation results ................ 14
Fig 15. FM LNA version 3, applied ADS schematic .... 15
Fig 16. Version 3 S-parameter simulation results ...... 16
Fig 17. Version 3, Noise Figure, Noise circles ....... 17
Fig 18. Version 3, Stability figures ..................... 17
Fig 19. ADS simulation set-up for IP3 .................... 18
Fig 20. IP3 simulation results ................................ 18
Fig 21. ADS simulation schematic for source matching ........................................... 19
Fig 22. Simulated source impedance for input matched version 3 ........................................... 19
Fig 23. Simulated Noise Figure for input matched version 3 ........................................... 20
Fig 24. Simulated S-pars for input matched version 3 21
Fig 25. Schematic for measured LNA version ........ 22
Fig 26. PCB and component placement for evaluated version ........................................... 23
Fig 27. PCB layers used for Evaluation Boards in Starter kit ........................................... 23
Fig 28. Version 2, measured versus simulated S-pars 25
Fig 29. Measured S21 over frequency for different temperatures ........................................... 26
Fig 30. Measured S11 over frequency for different temperatures ........................................... 26
Fig 31. Measured S22 over frequency for different temperatures ........................................... 27
Fig 32. Measured S12 over frequency for different temperatures ........................................... 27
Fig 33. Measured OIP3 over temperature for different supply voltages ................................... 28
Fig 34. Measured Noise Figure over frequency for different temperatures ................................... 28
13. List of tables

Table 1. Customer evaluation kits…………………………3
Table 2. Different versions simulated………………………7
Table 3. Typical results measured on the evaluation boards…………………………24
Table 4. Bill Of Materials……………………………………24
### 14. Contents

1. Abstract .............................................................. 3
2. Introduction ......................................................... 3  
3. Requirements .............................................................. 4  
4. Design considerations ........................................ 5  
5. Design approach ..................................................... 5  
   5.1 Simulation steps ................................................. 5  
   5.2 Implementation / evaluation steps ...................... 6  
   5.3 Setting up the DC bias circuit ......................... 6  
   5.4 Described design versions ............................... 7  
   5.5 Version 1, 75 Ohms selective LNA ..................... 7  
   5.5.1 Version 1, linearity simulations ..................... 10  
   5.5.2 Summary / conclusions on version 1 ................. 11  
   5.6 Version 2, 50 Ohms LNA, applying feedback ... 11  
   5.6.1 Version 2, linearity simulations ..................... 14  
   5.6.2 Summary / conclusions on version 2 ............... 15  
   5.7 Version 3, 75 Ohms LNA, applying feedback ... 15  
   5.7.1 Version 3, linearity simulations ..................... 18  
   5.7.2 Optimizing version 3 for best Noise Figure...... 19  
   5.7.3 Summary / conclusions on version 3 ............. 21  
6. Implementation on starter-kit .................................. 22  
   6.1 BFU580Q FM LNA schematic .......................... 22  
   6.2 BFU580Q FM LNA, PCB drawing .................... 23  
   6.1 PCB properties, layer stack ......................... 23  
   6.1 Typical LNA evaluation board results ............. 24  
   6.2 Simulation versus measured results ............... 25  
7. Characterization of LNA over temperature and supply voltage .................................................. 26  
   7.1 Gain (S21) = f (freq) ...................................... 26  
   7.2 Input return-loss (S11) = f (freq) ..................... 26  
   7.3 Output return-loss (S22) = f (freq) ................. 27  
   7.4 Isolation (S12) = f (freq) .............................. 27  
   7.5 Output third-order intercept point (OIP3) = f (Tamb) ............................................................. 28  
   7.6 Noise Figure = f (Freq) .................................. 28  
8. Conclusions / recommendations ............................... 29  
9. References ............................................................ 29  
10. Abbreviations .......................................................... 29  
11. Legal information ..................................................... 30  
   11.1 Definitions .................................................... 30  
   11.2 Disclaimers .................................................... 30  
   11.3 Licenses ........................................................ 30  
   11.4 Patents ........................................................ 30  
   11.5 Trademarks .................................................... 30  
12. List of figures .......................................................... 31  
13. List of tables .......................................................... 32  
14. Contents ............................................................. 33

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section ‘Legal information’. 

© NXP B.V. 2014. All rights reserved.

For more information, visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 June 2014
Document identifier: AN11499