LNA for 3500MHz using BGU8053
Rev. 1 - 4 September 2015


Revision history

| Rev | Date | Description |
| :--- | :--- | :--- |
| 1 | 20150904 | First publication |

## Contact information

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

## 1. Introduction

NXPs semiconductors BGU805x series is a family of integrated low noise amplifiers for the 300 MHz to 6000 MHz range. The series consists of the:

- BGU8051 recommended for 300 MHz - 1500 MHz
- BGU8052 recommended for 1500 MHz - 2700 MHz
- BGU8053 recommended for 2500 MHz - 6000 MHz

The BGU805X series is a low noise high linearity amplifier family intended for wireless infrastructure applications like BTS, RRH, small cells, but can also be used in other general low noise applications, e.g. active antennas for automotive.
Being manufactured in NXPs high performance QUBiC RF Gen 8 SiGe:C technology, the BGU805X combines high gain, ultra-low noise and high linearity with the process stability and ruggedness which are the characteristics of $\mathrm{SiGe}: \mathrm{C}$ technology.

BGU805X series comes in the industry standard $2 \times 2 \times 0.75 \mathrm{~mm} 8$ terminal plastic thin small outline package HVSON8 (SOT1327). The LNA is ESD protected on all terminals.

This application note demonstrates of the BGU8053 applied in a 3500 MHz LNA for wireless infrastructure applications. The design is well suited for the 3400 to 3800 MHz wireless communication bands. In Fig 1 the evaluation board is shown which is described in this application note.

a. Frontside

b. Backside

Fig 1. BGU8053 3500 MHz evaluation board

## 2. Product description

The BGU8053 is a fully integrated low noise amplifier with integrated bias circuit. The MMIC is internally matched to $50 \Omega$. The BGU8053 also features an integrated
shutdown circuit to enable fast turn on/off settling time, enabling switched (time domain duplexing TDD) applications. The device bias current can be set by the value of an external bias resistor RBIAS, which connects the supply voltage to the $\mathrm{V}_{\text {BIAS }}$ pin, or by an external control voltage applied directly to VBIAS pin 1. This adjustable bias current gives flexibility in biasing the device for the optimum performance on NF or linearity. This feature can be useful in case more than one BGU8053 are cascaded. This bias resistor value changes the bias current directly which can be used to trade of linearity for power saving in battery operated applications

The BGU8053 key features and benefits at 3500 MHz are

- Low noise performance: NF $=0.9 \mathrm{~dB}$
- High linearity performance: IP3o = 33 dBm
- High input return loss RLin $>25 \mathrm{~dB}$
- High out return loss RLout > 15 dB
- Unconditionally stable up to 20 GHz
- Max RF input power of +20 dBm
- ESD protection on all pins
- Fast turn on and off to support TDD systems.


Fig 2. BGU8053 Pin description
In Fig 2 the pin out of the BGU8053 is given, the n.c. and i.c pin are recommended to connect to ground, which is the case on the evaluation boards.

## 3. 3500 MHz LNA evaluation board.

The 3500 MHz evaluation board simplifies the RF evaluation of the BGU8053. The EVB enables testing the device RF performance and requires no additional support circuitry. The EVB is fabricated on a $35 \times 20 \times 1 \mathrm{~mm} 4$ layer PCB that uses 0.2 mm ( 8 mill) R4003C for the RF performance. The board is fully assembled with the BGU8053, including the external components. The board is supplied with two SMA connectors to connect input and output to the RF test equipment. The EVB is also enabled with the possibility to evaluate the BGU8053 at different bias currents.

### 3.1 Application circuit

The BGU8053 has been characterized for S-parameter and Noise-parameters at different bias settings. This data can be downloaded from NXPs website as a zip file, BGU8053 S N par.zip. The S2P files you can find in this zip file have been used as a small signal model to design this 3500 MHz LNA. The high-pass matching structure that is created by means of L2 and C8, improves the input return loss for better filter integration. Additionally it has the advantage that it cuts of the low frequency gain which increases the stability.
The application board circuit diagram that is implemented on the EVB is shown in Fig 3


Fig 3. Application board circuit diagram
As already indicated the bias current of the BGU8053 can be set by the value RBIAs. The evaluation boards are supplied with a $5.1 \mathrm{k} \Omega$ bias resistor (lcc $=48 \mathrm{~mA}+/-5 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{cc}}=5$ V ). If however it is required to evaluate the BGU8053 at different bias currents, resistor R1 which is $0 \Omega$ can be removed and an external control voltage can be applied to VBIAs ( $\mathrm{V}_{\mathrm{b}}$ pin) on the bias header X 3 , see Fig 3.

By applying this separate bias voltage on the Vilas pin of the bias header X3, the Icc current can be swept without changing $\mathrm{R}_{\text {BIAs }}$. With bias voltage window from 1.5 to 6 V on $V_{\text {BIAs }}$ while keeping the $\mathrm{V}_{\mathrm{cc}}$ pin on 5 V , Icc can be varied from $5-60 \mathrm{~mA}$. In Fig 4 the relation between $\mathrm{I}_{\mathrm{cc}}$ and $\mathrm{R}_{\text {BIAS }}$ at $\mathrm{V}_{c c}=5 \mathrm{~V}$ as well as the relation between $\mathrm{I}_{c c}$ and $\mathrm{V}_{\text {BIAS }}$ with RBIAs $=5 \mathrm{k} 1$ is shown. In Fig 4 you can also find the bias resistor values when applying the BGU8053 at lower supply voltages. Which indicates the BGU805X series can also be biased with lower voltage e.g. 3.3 V which makes it excellent suitable for small cells. In paragraph 4.1 typical performance of the LNA @ 3.3 V 48 mA is also included.


Fig 4. Relation of Icc with Rbias and $V_{b}$

### 3.2 PCB Layout information

- A good PCB layout is an essential part of an RF circuit design. The LNA evaluation board can serve as a guideline for laying out a board using the BGU8053.
- The evaluation board uses micro strip coplanar ground structures for controlled impedance lines for the high frequency input and output lines.
- $\quad$ Vcc is decoupled by C4 and C6 decoupling capacitors, C4 should be located as close as possible to the device, to avoid AC leakage via the bias lines. For long bias lines it may be necessary to add decoupling capacitors along the line further away from the device.
- The self-resonance frequency of inductor L1 should be chosen above frequency band of interest for good choking. In this case the Murata LQW15 series has been used.
- Inductor L2 and capacitor C8 are creating the high pass matching structure and are in that sense critical the input return loss at the frequency of interest.
- $\quad$ C1 and C2 are DC blocking capacitors, and not critical, C1 might not be necessary if a previous stage is not driving DC current. If C1 however is used and it should be $<100 \mathrm{pF}$ for short turn on/off time.
- $\quad \mathrm{C} 5$ is not mounted on the evaluation boards, but can be used as additional Vcc decoupling, but is not critical to the RF performance.
- $\quad \mathrm{C} 7$ is used to decouple the shutdown pin.
- R2 increases the low frequency stability.
- Proper grounding of the GND pins is also essential for good RF performance. Either connect the GND pins directly to the ground plane or through vias, or do both, which is recommended. The layout and component placement of the BGU8053 evaluation board is given in Fig 5


Fig 5. BGU8053 3500MHz evaluation board component placement

### 3.2.1 PCB stack and recommended footprint.

The PCB material used to implement the LNA is a $0.2 \mathrm{~mm}(8 \mathrm{mil})$ RO4003C low loss printed circuit board which is merged to a $0.51 \mathrm{~mm}(20 \mathrm{mil})$ prepreg and a 0.254 mm (10 mil) FR4 layer for mechanical stiffness. See Fig 6a

The official drawing of the recommended footprint can be found via following link, sot1327-1 fr.pdf. If micro strip coplanar PCB technology is used it is recommended to use at least 4 ground-via holes of 300um this is also used on the EVBs as shown in Fig 6b.

a. Cross section of the PCB Layer stack.

b. Recommended footprint.

Fig 6. PCB stack and footprint information.

### 3.3 Bill of materials

Table 1 gives the bill of materials as is used on the EVB.
Table 1. BOM

| Designator | Description | Footprint | Value | Supplier Name/type | Comment/function |
| :--- | :--- | :--- | :--- | :--- | :--- |
| IC1 | BGU8053 |  |  |  |  |
| PCB | 20x35x1mm |  |  | KOVO | RO4003C PCB v 1.3 |
| C1,C2 | Capacitor | 0402 | 100 pF | Various | DC block |
| C4 | Capacitor | 0402 | 1 nF | Various | RF decoupling |
| C5 | Capacitor | 0806 | 4.7 uF | Various | Optional |
| C6 | Capacitor | 0806 | 4.7 uF | Various | LF Decoupling |
| C7 | Capacitor | 0402 | 100 pF | Various | Decoupling |
| C8 | Capacitor | 0402 | 1 pF | Various | Input match |
| L1 | Inductor | 0402 | 15 nH | Murata LQW15 | Bias choke/Output match |
| L2 | Inductor | 0402 | 2.5 nH | Murata LQW15 | Input match |
| R1 | Resistor | 0402 | 00 hm | Various |  |
| R2 | Resistor | 0402 | 100 hm | Various | stability |
| Rbias | Resistor | 0402 | 5 k 1 | Various | Bias setting |
| X1,X2 | SMA RF |  |  | Johnson, End launch | RF connections |
| X3 | connector |  |  | SMA 142-0701-841 |  |

AN11560 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2015. All rights reserved.

## 4. Measurement results

### 4.1 Typical board performance

The values given in Table 2 are typical values of $>25$ boards measured.
Table 2. Typical board performance
$F=3500 \mathrm{MHz} ; \mathrm{VCC}_{2}=5 \mathrm{~V} ; \operatorname{Tamb}=25^{\circ} \mathrm{C}$; input and output $50 \Omega ; R_{\text {bias }}=5.1 \mathrm{k} \Omega$.

| Symbol | Parameter | Conditions | Typ | Typ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vcc | Supply voltage |  | 5 | 3.3 | V |
| 1 lc | Supply current |  | 48 | 48 | mA |
| Gass | Associated gain |  | 14.8 |  | dB |
| NF | Noise figure | $[1]$ | 0.9 | 0.95 | dB |
| $\mathrm{P}_{\mathrm{L}(1 \mathrm{ddB})}$ | Output power at 1 dB gain compression |  | 15.9 | 13.8 | dBm |
| IP3o | Output third-order intercept point | $\begin{aligned} & \text { 2-tone; tone spacing }=1 \mathrm{MHz} ; \mathrm{P}_{\mathrm{i}}=-15 \mathrm{dBm} \\ & \text { per tone } \end{aligned}$ | 33 | 30 | dBm |
| RLin | Input return loss |  | 25 | 24.5 | dB |
| RLout | Output return loss |  | 15 | 15.3 | dB |
| ISL | Isolation |  | 22 | 22 | dB |
| $\mathrm{T}_{\mathrm{s} \text { (pon) }}$ | Power-on settling time | $P_{i}=-20 \mathrm{dBm} ; \operatorname{SHDN}($ pin 6$)$ from High to Low | 150 | 150 | ns |
| $\mathrm{T}_{\mathrm{s} \text { (poff) }}$ | Power-off settling time | $P_{i}=-20 d B m ; S H D N(p i n 6)$ from Low to High | 43 | 43 | ns |

[1] Board losses have been de-embedded.

### 4.2 S_Parameters

The measured S-parameters are given in Fig 7. For the measurements, a typical BGU8053 3500MHz EVB is used. All the S-parameter measurements have been carried out using the setup in Fig 13a.


Fig 7. BGU8053 3500 MHz LNA S-parameters

## 4．3 1dB Gain compression point．

The measured Gain versus input power is given in Fig 8 for the measurements，a typical BGU8053 3500MHz EVB is used．All the P1dB measurements have been carried out using the setup in Fig 13a．


Ch1 Base Pwr Start－ 12 dBm
Base Freq 3.5 GHz
Stop 8 dBm
かけオ．50J2＇J：3」ちW
（1） $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C} ; \mathrm{I}_{\mathrm{CC}}=48 \mathrm{~mA}$
（2） $\mathrm{P}_{\mathrm{i}} 1 \mathrm{~dB}=2.4 \mathrm{dBm} ; \mathrm{P}_{\mathrm{L}} 1 \mathrm{~dB}=15.9 \mathrm{dBm}$
Fig 8．BGU8053 3500MHz LNA 1dB gain compression

### 4.4 Noise figure

The measured noise figure are given in Fig 9 For the measurements, a typical BGU8053 3500 MHz EVB is used. The noise figure measurement have been carried out using the setup in Fig 13b


Measurement compiete
$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C} ; \mathrm{I}_{\mathrm{CC}}=48 \mathrm{~mA}$
(1) Measured at the evaluation boards SMA connectors PCB losses not de-embedded.

Fig 9. BGU8053 3500MHz LNA typical noise figure performance.

## $4.53^{\text {rd }}$ order intercept point, output referred

The evaluation board provided in the customer evaluation kit is automatically measured on linearity using the set-up shown in Fig 13a Alternatively the setup given in Fig 13c can be used, which is done for the spectrum plot in Fig 10. For the measurements, a typical BGU8053 3500MHz EVB is used.

(2) OIP3 LSB $=(76.82+1.31) / 2+1.31=40.4 \mathrm{dBm}$; OIP3 USB $=(77.28+1.35) / 2+1.35=40.7 \mathrm{dBm}$
(3) IIP3 $=$ OIP3-Gain $=40.5-18.4=22.1 \mathrm{dBm}$

Fig 10. Typical OIP3 spectrum

### 4.6 Power on/off settling time.

The power on/off settling time curves shown in Fig 11 and Fig 12 are being measured using the setup shown in Fig 13d and described in paragraph 5.5.

a. Ton 152 ns

b. $\mathrm{T}_{\text {off }} 43 \mathrm{~ns}$

Yellow curve SHDN control voltage Blue curve output of the detector diode

Fig 11. Power on/off settling time using the SHDN pin(6)

a. Ton $1.3 \mu \mathrm{~s}$

Yellow curve $\mathrm{V}_{\text {BIAS }}$ control voltage
Blue curve output of the detector diode
Fig 12. Power on/off settling time using the $V_{\text {BIAS }}$ pin(1)

Table 3. Typical power on/off settling time
Measured on BGU8053 3500MHz EVB.

| Control pin | Power on | Power off | Units |
| :--- | :--- | :--- | :--- |
| SHDN | 0.150 | 0.04 | $\mu \mathrm{~s}$ |
| $V_{\text {BIAS }}$ | 1.3 | 0.42 | $\mu \mathrm{~s}$ |

## 5. Measurement methods and setups.

### 5.1 Required Measurement Equipment

In order to measure the evaluation board, the following is necessary:
$\checkmark 2$ (channel) DC Power Supply up to 100 mA at 5 V , to set $\mathrm{V}_{\mathrm{cc}}$ and eventual Vbias
$\checkmark$ Two RF signal generators capable of generating RF signals up to 2 GHz
$\checkmark$ An RF spectrum analyzer that covers at least the operating frequencies and a few of the harmonics. Up to 6 GHz should be sufficient.
$\checkmark$ A network analyzer for measuring gain, return loss and reverse isolation
$\checkmark$ Noise figure analyser and noise source
$\checkmark$ Proper RF cables with male SMA connectors.

### 5.2 Connection and setup

The typical values shown in this report have been measured on the fully automated test setups shown in Fig 13

Please follow the steps below for a step-by-step guide to operate the LNA evaluation board and testing the device functions.

1. Connect the DC power supply to the $\mathrm{V}_{\mathrm{cc}}$ and GND terminals. Set the power supply to 5 V
2. Connect the RF signal generator and the spectrum analyzer to the RF input and the RF output of the evaluation board, respectively. Do not turn on the RF output of the signal generator yet, set it to approximately -30 dBm output power at the center frequency of the wanted frequency band and set the spectrum analyzer at the same center frequency and a reference level of 0 dBm
3. Turn on the DC power supply and it should read approximately 48 mA .
4. Enable the RF output of the generator: The spectrum analyzer displays a tone around -11.5 dBm .
5. Instead of using a signal generator and spectrum analyzer one can also use a network analyzer in order to measure gain as well as in- and output return loss and P1dB (see Fig 13a)
6. For noise figure evaluation, either a noise figure analyzer or a spectrum analyzer with noise option can be used. The use of a 5 dB noise source, like the Agilent 364B, is recommended. When measuring the noise figure of the evaluation board, any kind of adaptors, cables etc. between the noise source and the evaluation board should be minimized, since this affects the noise figure (see Fig 13b).

a. S_ parameter; P1dB and IP3o test setup

c. Third order intercept point test setup

b. Noise figure test setup

d. Power on/off settling time test setup

Fig 13. Characterization measurements setups.

### 5.3 Noise figure measurement setup

In Fig 13b the noise figure measurement set-up is shown, this is intended as a guide only, substitutions can be made. For sub 1 dB noise figure levels like the BGU8053 has it is recommended to perform the noise-measurements in a Faraday's cage or at least put the DUT in a shielded environment. This is recommended to avoid any interference of cellular frequencies that are in the same frequency range. A spectrum analyzer with noise option. A 5dB ENR noise source was used. To achieve the lowest possible setup noise figure an external pre amplifier is also recommended. The Noise figure value in

Fig 9 is the value measured at the evaluation board SMA connectors. Correcting for the connector and PCB loss will end up in 0.1 dB lower noise figure.

### 5.4 Third order intercept

The bias choke L1 on the application board is determined empirically in order to get the best OIP3 as well as keeping good output return loss. The low ohmic source impedance provided by the matching circuit L1 and C8 also improves the linearity. In [1] the effect on linearity of SiGe BiCMOS BJTs and the advantage of using low source impedances at the low frequencies of the $2^{\text {nd }}$ order mixing terms is described. When measuring the high OIP3 values it is essential check the capabilities of the used measurement equipment. Be aware that the measurement set-up itself is not generating dominating IM3 levels. Advised is to do a THRU measurement without a DUT first.

### 5.5 Power on/off settling time

When using the BGU8053 in TDD applications power on/off switching can be controlled via both the SHDN pin as well as the $\mathrm{V}_{\text {bias }}$ pin. It is preferred to use the SHDN pin. Both pins require less than 1 mA driving current which means they are CMOS compatible. This enables LNA switching directly via a micro controller.

There is an alternative way of switching the LNA, by switching the overall supply. In this case the switching time is limited by the time constant created by $\mathrm{C} 6 \times \mathrm{R}_{\text {BIAs }}$. So additional to lowering the value of C1 the decoupling capacitor C6 (4.7 $\mu \mathrm{F})$ also has to be decreased to values $<10 \mathrm{nF}$. Please note that lowering the low frequency decoupling capacitor makes the circuit more sensitive to $V_{c c}$ modulation of the $2^{\text {nd }}$ order mixing products.

The setup used to measure the power on/off settling time is shown in Fig 13d. This can be used as a guidance to determine the power on/off settling time. The waveform generator is used to provide the control voltage on either the SHDN pin (6) or the VBIAS pin (1).
Set the waveform generator Agilent 33250 to square mode and the output amplitude to required voltage for the used control pin, with $50 \Omega$ output impedance. Set the RF signal generator output level to -25 dBm at 450 MHz and increase its level until the peak detector output level is about 5 mV on $1 \mathrm{mV} /$ division, the signal generator RF output level is approximately -20 dBm .
A peak detector is needed to detect the high frequency AC signal at the output of the DUT, representing it as a DC voltage equal to the peak level of the applied AC signal.

It is very important to keep the cables as short as possible at input and output of the LNA so the propagation delay difference on cables between the two channels is minimized. It is also critical to set the oscilloscope input impedance to $50 \Omega$ on channel 2 so the diode detector can discharge quickly to avoid a false result on the Turn OFF time testing.

## 6. References

[1] Vladimir Aparin, Lawrence E. Larson, "Linearization of monolithic LNAs Using LowFrequency Low-Impedance Input Termination". IEEE 0-7 803-8 108-4/03 ©2003

## 7. Customer Evaluation Kit

In the customer evaluation kit you will find;

- 1 BGU8053 3500 MHz LNA
- 10 loose samples.


Fig 14. BGU8053 3500 MHz LNA Customer evaluation KIT.

## 8. Legal information

### 8.1 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

### 8.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.
Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk
Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.
NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

### 8.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

## 9. List of figures

Fig 1. BGU8053 3500 MHz evaluation board ............. 3
Fig 2. BGU8053 Pin description.................................. 4
Fig 3. Application board circuit diagram ...................... 5
Fig 4. Relation of Icc with RbiAs and $\mathrm{V}_{\mathrm{b}}$....................... 6
Fig 5. BGU8053 3500MHz evaluation board
Fig 6. PCB stack and footprint information................... 8
Fig 7. BGU8053 3500 MHz LNA S-parameters ........ 10
Fig 8. BGU8053 3500MHz LNA 1dB gain compression

Fig 9. BGU8053 3500MHz LNA typical noise figure performance.................................................... 12
Fig 10. Typical OIP3 spectrum.................................... 13
Fig 11. Power on/off settling time using the SHDN
Fig 12. Power on/off settling time using the $V_{\text {BIAS }}$ pin(1)
Fig 13. Characterization measurements setups.......... 16
Fig 14. BGU8053 3500 MHz LNA Customer evaluation KIT. 18

## 10. List of tables

Table 1. BOM................................................................... 8
Table 2. Typical board performance ............................... 9
Table 3. Typical power on/off settling time..................... 15

## 11. Contents

1. Introduction ..... 3
2. Product description ..... 3
3. 3500 MHz LNA evaluation board ..... 4
3.1 Application circuit ..... 5
3.2 PCB Layout information ..... 6
3.2.1 PCB stack and recommended footprint. ..... 7
3.3 Bill of materials ..... 8
4. Measurement results ..... 9
4.1 Typical board performance ..... 9
$4.2 \quad$ S Parameters ..... 10
5. 1dB Gain compression point ..... 11
4.4 Noise figure ..... 12
$4.5 \quad 3^{\text {rd }}$ order intercept point, output referred ..... 13
4.6 Power on/off settling time ..... 14
6. Measurement methods and setups. ..... 15
5.1 Required Measurement Equipment ..... 15
5.2 Connection and setup ..... 15
5.3 Noise figure measurement setup ..... 16
5.4 Third order intercept ..... 17
5.5 Power on/off settling time ..... 17
7. References ..... 18
8. Customer Evaluation Kit. ..... 18
9. Legal information ..... 19
8.1 Definitions ..... 19
8.2 Disclaimers ..... 19
8.3 Trademarks ..... 19
10. List of figures ..... 20
11. List of tables ..... 21
12. Contents ..... 22
