AN11756

PN7150 Hardware Design Guide Rev. 1.3 — 10 July 2020

347613

Application note COMPANY PUBLIC

Document information

Info	Content	
Keywords	PN7150, Hardware Design, Power modes, Chip interfaces	
Abstract	This document is intended to provide an overview on how to integrate the NFC Controller PN7150 from hardware perspective.	
	It presents the different hardware design options offered by the IC and provides guidelines on how to select the most appropriate ones for a given implementation.	
	In particular, this document highlights the different chip power states and how to operate them in order to minimize the average NFC-related power consumption.	



Revision history

Rev	Date	Description
1.3	20200710	Tuning impedance recommendation aligned to AN11755
1.2	20180115	Adding information related to WLCSP42 package
		Editorial changes
1.1	20160523	Security status changed into "COMPANY PUBLIC"
1.0	20151204	First official version of the document

Contact information

For additional information, please visit: http://www.nxp.com

AN11756

Application note COMPANY PUBLIC

1. Introduction

The PN7150 is a full feature NFC Controller designed for integration in devices compliant with NFC Forum standards.

It is designed based on learning from previous NXP NFC device generation to ease the integration of the NFC technology in electronic devices by providing:

- A low PCB footprint and a reduced external Bill of Material by enabling as unique feature the capability to achieve RF standards with small form factor antenna
- An optimized architecture for low power consumption in different modes (standby, low power polling loop)
- An highly efficient integrated power management unit allowing direct supply from a battery while a constant output power (operating distance in Poll mode) for extended battery supply range (2.75 to 5.5V) can be achieved.

It embeds a new generation RF contactless front-end supporting various transmission modes according to NFCIP-1 and NFCIP-2, ISO/IEC 14443, ISO/IEC 15693, MIFARE and FeliCa specifications. This new contactless front-end design brings a major performance step-up with a higher sensitivity.

Detailed chip features set can be found in the PN7150 Product Datasheet [1].

This application note is intended to give an overview of the way the PN7150 must be integrated into a hardware platform. It presents in particular the different hardware design options offered by the PN7150 and it provides guidelines on how to select the most appropriate ones for a given implementation.

An overview of the different chip interfaces is first shown. Then detailed information related to each interface is depicted and the related configurations are presented.


Application note

2. Interfaces

The purpose of this chapter is to give an overview of the PN7150 interfaces and to show how the chip is interconnected to the external world.

PN7150 external connections are shown in Fig 1.

Then, PN7150 interfaces are listed in *Table 1* and the different configuration options are mentioned.



The PN7150 provides the following interfaces:

- Host interface
- Clock interface
- Power interface
- Antenna interface

Table 1. Interfa	ce summary	
Interface	Short description	Options
Host interface	Link with host controller	 I²C address configuration IRQ or polling Reset control
Clock interface	Input clock required when generating RF field	Input clock characteristicsCLK request mechanism
Power interface	Interface to power management unit (direct battery supply supported)	Power management conceptDecoupling capacitors
Antenna interface	Link to an NFC antenna in order to enable communication with a remote contactless device	Antenna selectionAntenna matching

Application note COMPANY PUBLIC

AN11756

PN7150 Hardware Design Guide

3. Typical application schematics

The purpose of this chapter is to propose an application schematic for PN7150.

The below depicted configuration is based on the following implementation choices:

- a. The use of a crystal as input clock source (see 5.1)
- b. The use of a standard antenna (see 7.1)
- c. The use of VBAT to generate TVDD (see 6.4.1)





Fig 2. Typical Application Schematic in HVQFN package



AN11756

Host interface 4.

4.1 Host interface pinning

Table 2. Ho	ost interface p	inning	
HVQFN pin	WLCSP pin	Symbol	Description
#1	F1	I2CADR0	I2C-bus ADdRess bit 0 input
#3	E2	I2CADR1	I2C-bus ADdRess bit 1 input
#5	D2	I2CSDA	I2C-bus Serial DAta
#7	D1	I2CSCL	I2C-bus Serial Clock Line
#8	C1	IRQ	Interrupt ReQuest output
#10	C3	VEN	V ENable input. Set the device in Hard Power Down

4.2 Host interface pin characteristics

Detailed characteristics of the host interface pins can be found in the PN7150 Product datasheet [1].

4.3 Digital interface levels

The host controller interface power supply must be connected to the PN7150 on the VDD(PAD) pin. Both 1.8V and 3V supply levels are supported.

Thus, multiple digital levels between the host controller and the PN7150 can be supported without the need for level shifters.

For details on the VDD(PAD) range, please refer to the PN7150 Product Datasheet [1].

4.4 I²C bus specificities

Slave address:

In the case where I²C is the selected host interface, the chip will answer to a given I²C slave address.

This is determined by the combination of a base address and the logical state of I2CADR0 and I2CADR1 pins: b' 0 1 0 1 0 I2CADR1 I2CADR0' where I2CADR0 and I2CADR1 are the least significant bits. For instance, if both I2CADR0 and I2CADR1 are tied to ground, the 7-bits slave address of the PN7150 is "0x28" (gives 0x50 as 8-bits write address).

Table 3. I ² C sla	ve 8-bits address		
I2CADR0 Level	I2CADR1 Level	l²C write address (R/W bit = 0)	I ² C read address (R/W bit = 1)
0 (GND)	0 (GND)	0x50	0x51
1 (VDD(PAD))	0 (GND)	0x52	0x53
0 (GND)	1 (VDD(PAD))	0x54	0x55
1 (VDD(PAD))	1 (VDD(PAD))	0x56	0x57

T. I. I. A 12C clave 9 bits addr

Pull-up selection:

Pull-up resistors to VDD(PAD) are required on the I²C lines SDA and SCL. The resistors value must be selected to meet the I²C timing requirements based on the line capacitance, the VDD(PAD) level and the targeted maximum I²C clock speed. More details can be found in the <u>I²C bus specification [3]</u> document.

4.5 Frames reading synchronization

PN7150 answers / notifications toward the host controller are asynchronous and they can be triggered by an external event (e.g. detection of a card in the RF field).

Therefore, a mechanism must be put in place so that asynchronous frames from the PN7150 are well captured by the host controller. For this, 3 implementations can be foreseen on the host controller side:

- 1- IRQ pin external interrupt
- ➤ 2- IRQ pin polling
- ➤ 3- Read polling

For 1-, connect pin IRQ of the PN7150 to an external interrupt line on the host controller side. In this case, when the PN7150 has some data available, the IRQ line will be asserted and if configured accordingly, a software interrupt is generated on the host controller side. An I2C read is then managed by the corresponding interrupt handler.

For 2-, the principle is to regularly poll the status of the IRQ pin and when it toggles, to perform a read on the I2C interface.

For 3-, the principle is to regularly perform some read on the I2C interface and to discard frames starting with the default value as in this case it would mean that no data is available from the PN7150. The I²C address will not be acknowledged in case the PN7150 doesn't have any meaningful data to send to the host.

Implementation -1 is recommended.

IRQ Signal Specification:

- The signal can be configured active high or active low via the NCI Configuration API. This configuration is stored in non-volatile memory. Details can be found in the <u>PN7150 User Manual [2]</u>.
- > The signal will be active any time data is available in the PN7150 send buffer
- > The pad state is maintained during the standby mode
- > The pad is configured in pull down in hard power down mode

4.6 Reset control (VEN)

The PN7150 HW is activated using the input pin VEN.

When VEN is greater than 1.1V the PN7150 core is supplied from VBAT.

For VEN lower than 0.4V the PN7150 is in hard power down state and the chip's internal core is no more supplied.

The chip is reset when VEN is switched back to a voltage level higher than 1.1V.

It is strongly recommended to foresee a control of VEN pin from the host controller side so that it can reset PN7150 whenever needed.

The VEN pad state is considered as valid information only when the VDD(PAD) pad is supplied.

Indeed, VEN signal is supposed to be driven by the host controller with which VDD(PAD) supply is shared. When the supply is not there, this means that the host controller is not able to drive a meaningful state on the PN7150 VEN pin.

An internal pull-down resistor can be programmed on the PN7150 internal VEN signal in order to define a clear pin state when it is not externally driven by the host (details can be found in <u>PN7150 User Manual [2]</u>). It means that when the device is powered-up with VBAT and VDD(PAD) supplied to the PN7150, the NFC chip will stand in hard power down until the host controller explicitly drives the VEN pin to the digital high state (during its boot sequence).

The full PN7150 power states, considering VBAT, VDD(PAD) and VEN pin level, is given in <u>PN7150 Product datasheet [1].</u>

Application note


5. Clock interface

The core microcontroller of the PN7150 chip can run without any external clock (based on an internal oscillator). However, the 13.56MHz RF field carrier accuracy requirements are not compatible with the use of an internal oscillator. As a consequence, the PN7150 needs either to have an external clock supplied to its XTAL1 pin or to be connected to a crystal oscillator before starting to emit an RF field.

The PN7150 clock interface must be configured properly to reflect whether it is connected to a crystal oscillator or to an external clock (in this case, the frequency must also be configured). This is done through the NCI host interface. Details can be found in *PN7150 User Manual* [2].

5.1 Use of crystal oscillator

A 27.12MHz crystal can be used as input clock for PN7150. For instance, when there is no clock on the system complying with the PN7150 input clock specification. When using a crystal, frequency accuracy and drive level must be carefully selected according to the specification provided in the <u>PN7150 Product Datasheet [1]</u>.



Crystal interface has been verified with several references as given below. Other crystal units might be suitable for the specified usage, but only the ones below have been properly checked by NXP.

- NDK:
 - NX2016AA 27.12MHz EXS00A-03778 (discontinued)
 - NX2016SA 27.12MHz EXS00A-CS06346
 - o NX2016HA 27.12MHz EXS00A-CH00075
- MURATA:
 - XRCGB27M120F3M10R0

5.2 Use of system clock

5.2.1 Input clock characteristics

When an external system clock is used, the input clock frequency must be one of the following values: 13MHz, 19.2MHz, 24MHz, 26MHz, 38.4MHz or 52MHz

Please note that the voltage level of the system clock signal provided to PN7150 must be 1.8V.

The system clock used with the PN7150 chip must fulfill the phase noise requirement described in the datasheet.

The PN7150 input impedance on the XTAL1 pin depends on the input clock frequency:

At 13MHz, it is between 25Kohms and 86Kohms in active mode and between 49Kohms and 53Kohms in standby or Hard Power Down mode.

At 52MHz, it is between 5Kohms and 7.5Kohms in active mode and between 12Kohms and 14Kohms in standby or Hard Power Down mode.

Based on this input clock signal, the PN7150 internal PLL generates the required 27.12MHz internal clock for field generation.


Detailed system clock characteristics can be found in the PN7150 Product Datasheet [1].

5.2.2 Clock request mechanism

In order to optimize the device power consumption, the input clock could be provided by the system only when it is actually needed by the chip (i.e. when the NFCC needs to generate an RF field). For this, a clock request mechanism has been put in place.

When the PN7150 needs an input clock, it toggles the CLK_REQ pin to the digital high level and keeps it high as long as the input clock is required. It requires a specific connection of the CLK_REQ pin which would switch-on the system clock signal whenever the pin is at the digital high level and switch it off when the pin is set back to the digital low level.


This feature is enabled according to PN7150 EEPROM configuration (see details in the *PN7150 User Manual [2]*).



AN11756

<u>Warning:</u> XTAL1 pin is referenced to VDD(PAD) supply. Therefore VDD(PAD) must always be supplied to the PN7150 when a valid input clock signal is required (i.e. to generate an RF field)

The dedicated clock request pin (CLK_REQ) can be optionally connected to a clock buffer. CLK_REQ pin is driven high when the NFCC needs an input clock. Otherwise it is driven low.



AN11756

6. Power interface

6.1 Power Management Unit

The PN7150 supports to be directly connected to a battery power supply.

It can operate with a wide voltage input range from 5.5V down to 2.75V.

Detailed current consumption versus the different power mode and min/typical/max voltage information can be found in the <u>PN7150 Product Datasheet [1]</u>.

6.2 External capacitors requirement


The recommended external capacitors (value and voltage it must at least withstand) are listed below:

Table 4.	Decoupting capacitors need	
	Values	Comments
C_{VDD}	1µF/2V	
$c_{\text{VDD}(\text{PAD})}$	1µF/2V or 3.3V	Depending on host power supply decoupling needs
C_{TVDD}	1µF/3.6V	
CVBAT	4.7µF/5.5V	
CVBAT2	100nF/5V	
CVMID	100nF/1.8V	

Table 4. Decoupling capacitors need

A tolerance of 10% or better is recommended for those capacitors. Component de-rating over voltage and temperature must be carefully considered during the decoupling capacitors selection process.


6.3 Power application schematic



6.4 TVDD supply options

The strength of the field emitted by the PN7150 is linked to several parameters such as the antenna geometrical characteristics, the antenna matching circuit and the voltage level on TX output buffer.

The voltage level on TX output buffer is coming from TVDD. Typical TVDD influence on RF reading distance is depicted on the below picture:



TVDD can be regulated by the TXLDO which will be powered internally by the PN7150. The voltages choice will depend on the configuration used.


Please note that if the product has already been certified, changing one RF parameter like TVDD setting must lead to a full re-certification.

The programming of the TVDD configuration is described in *PN7150 User Manual [2]*.


6.4.1 Config 1: VBAT used to generate TVDD

The Low drop Out Regulator has been designed to generate a 3.0 V, 3.3 V or 3.6 V supply voltage to a transmitter with a current load up to 180 mA.

The input supply voltage of this regulator is a battery voltage connected to VBAT1 pin.



TVDD value shall be chosen according the minimum targeted VBAT value for which reader mode shall work.



For example, if chosen TVDD is 3.6V and current to be delivered by the TxLDO is Itx, it means:

if
$$VBAT \ge (3.6V + 1\Omega * Itx)$$
 then $TVDD = 3.6V$
if $2.3V \le VBAT \le 3.6V$ then $TVDD = VBAT - 1\Omega * Itx$

As the maximum current allowed is 180mA, a margin of 180mV between the VBAT and the chosen TVDD value is needed to work on the regulated area of the LDO.


In Standby state, whenever TVDD is configured for 3V, 3.3V or 3.6V, TVDD is regulated @2.5V

Table 5. Configuration 1 summary


	Reader mode	Card mode	Standby mode
TVDD available voltage	3/3.3/3.6	3/3.3/3.6	2.5

6.4.2 Config 2: external 5V used to generate TVDD

In this case the TXLDO can provide a TVDD of 3V/3.3V/3.6V/4.5V or 4.75V.







Depending on the wanted behaviour of the external 5V in card mode, 2 different programming are available.

Table 6. Configuration 2 summary

	Reader mode	Card mode	Standby mode
TVDD available voltage	3/3.3/3.6/4.5/4.75	3/3.3/3.6/4.5/4.75	2.5

6.4.3 TVDD configuration summary

Table 7. Available TVDD value for each configuration

	Reader mode	Card mode	Standby mode
Config 1	3/3.3/3.6/4.5/4.75	3/3.3/3.6	2.5
Config 2	3/3.3/3.6/4.5/4.75	3/3.3/3.6/4.5/4.75	2.5


	Pros	Cons
Configuration 1	- No external 5V supply	- No performances improvement thanks to higher VDD(TX) voltage
Configuration 2	 Maximize the performances in reader mode and card mode Use the internal TXLDO to filter the 5V power supply 	- Higher power consumption compare to configuration 1

 Table 8.
 Pros and cons for each TVDD configuration

PN7150 can operate at fixed RF field strength in Poll mode with a continuous battery voltage down to:

- a. 3.1V when TVDD is set to 2.7V
- b. 3.5V when TVDD is set to 3.1V

The figure below shows 2 typical battery discharge cycles.




Application note

7. Antenna interface

7.1 Typical matching circuit

The PN7150 is intended to be connected to an antenna through a matching circuit. The typical topology for this circuit is depicted below:



The components values are antenna dependent.

 L_0 / C_0 are a 2nd order low pass filter used to reduce the spectrum power amplitude in the high frequency range but without altering the meaningful communication signal.


 C_1 / C_2 are used to tune the Poll mode and Listen mode frequency at 13.56MHz and to adapt the equivalent impedance presented on TX1/TX2 at this frequency (30 ohms recommended).

 R_q is optionally used to reduce the qualify factor of the antenna when it is above 35 (if it is already below, which is rather common in embedded equipment environment with ferrite shielding, R_q must not be placed)

How to select or design a proper antenna for the PN7150 and how to calculate the value of the matching components is explained in a dedicated application note. Please refer to the <u>PN7150 Antenna Design and Matching Guide [4]</u>.

7.2 Matching circuit BoM optimization

Based on careful technical consideration, the number of matching circuit components presented on the above schematics can be lowered.



7.2.1 Damping resistors

R_q damping resistors are used to lower the antenna quality factor when it is above 35. Indeed, a too high quality factor will negatively impact the generated signal shaping.

However, in an embedded environment, the presence of metal (battery, PCB tracks, electronic components...) tends to significantly reduce the antenna quality factor. Therefore, although they can be needed on an open-air board environment, it is very unlikely that these 2 resistors are required for embedded equipment integration.

Proof point:

Once the customer has measured its NFC antenna within its final environment he should calculate the resulting quality factor as explained in the <u>PN7150 Antenna Design Guide</u> [4]. If the quality factor is below or equal to 35, R_q resistors can be safely removed.

See circles 1 in above Fig 15.

7.2.2 C₂ parallel capacitor

Two serial capacitors are used in parallel with the antenna to tune it to 13.56MHz.

The reason to have 2 capacitors in parallel in that the peak to peak voltage at antenna ends can reach more than 50V depending on the antenna geometrical characteristics (size, number of turns...)

However, if for a given antenna, the maximum peak to peak voltage measured at antenna ends is lower, then a single parallel capacitor on C_P can eventually be used.

Its value needs then to be divided by 2 compared to the ones used in case of 2 serial capacitors solution.

Proof point:

As the voltage generated at antenna ends for a given external field power will be strongly linked to the antenna environment, this measurement must be performed within the final product.

AN11756

It must be placed on an ISO/IEC10373-6 PCD assembly test bench and the maximum external field strength that an ISO/IEC14443 compliant device must withstand (12A/m) must be generated.

Then, the peak to peak voltage at antenna end must be measured with an oscilloscope using a low parasitic capacitor probe (2pF max).

Depending on the value measured, the customer can decide whether a single 50V parallel capacitor is suitable

See circle 2 in above Fig 15.

7.2.3 Rx path

In case a small antenna is connected to the PN7150, the peak to peak voltage generated at antenna ends will be limited.

Then this offers the possibility to simplify the RF path circuitry by removing the decoupling C_{rx} caps and connecting directly the R_{rx} to the antenna ends (see drawing below)

Proof point:

The measurements needed to decide whether or not, the C_{rx} capacitors can be safely removed for a given configuration are still under definition.


See circles 3 in above Fig 15.

AN11756

8. Power modes

- Hard Power Down (HPD)
- Full Power
- Standby

A simplified figure is depicted below to provide an overview of the different PN7150 power modes, with VEN and VBAT as input parameters. The complete diagram including VDD(PAD) is given in <u>PN7150 Product Datasheet [1]</u>.



When VEN is low or when the battery voltage is below its critical level the IC goes in Hard Power-Down mode.

When VEN is high and sufficient battery power is available, the chip is in full power mode. It can then switch to Stand-by mode if this mode has been enabled (Software configuration) and no activity has occurred on the host interface during a configurable duration.

The PN7150 resumes from stand-by to full power mode when an external or internal event occur (e.g. host interface communication, external field entry, internal discovery loop...)


9. Layout guidelines

9.1 Antenna EMC inductors

The selection of the EMC inductors is key for best performance. There are several parameters to consider when selecting a reference, as described below:

- High-Q factor (> 20 @ 13.56MHz) is preferred. Its dependencies are:
 - o Size (e.g. 603)
 - o Inductance value (e.g.160nH)
- AC Current Characteristics (depending on µ saturation vs. H value)
 - The flat test inductance variation vs. AC current increase (Ip-p) is preferred.
 - Still, the inductance might be rather flat until a certain amount of Ip-p current (e.g. 100mA), which can be good enough for an application
- Coupling effect
 - The lowest coupling factor vs. distance between coils is preferred

Suppliers generally provide two types of technology, Wire-wound and Multi-layer inductors. The following table summarizes the benefits of each technology. One shall select the best compromise vs. all parameters.




To minimize the coupling effect, there can be several inductance placements as depicted in the below *Fig 19*:

- Parallel
 - When the field lines are parallel, they can couple each other and the system gets potentially de-tuned
- 90° or T-mount
- Symmetrical or series mounted

Please take care of the rules provided by your supplier for the optimal placement. During the matching process this might not be directly seen as an impedance analyzer typically delivers some few mW of power. During operation, the PN7150 can introduce far more

AN11756



than few mW which causes a very much different field distribution compared to the one captured with the impedance analyzer.

PN7150 EMC inductors have been verified with several references as given below. Other references might be suitable, but only the ones below have been properly checked by NXP.

- TDK
 - o MLF series: e.g. MLF1608
- MURATA
 - Multi-layer parts: LQB18 series
 - Wire-wound parts: LQW18 series

9.2 RF paths

All the signals are quite sensitive to noise hence some ground plane shall be applied all around these paths to minimize radiation from the circuit towards other system components and vice versa.


RF paths must be kept away from clock lines.

Track length must be minimized and a symmetrical routing must be used wherever possible.


Line crossing must be avoided as it would imply some voltage/current induction between the different paths.

A possible top-level implementation of the Antenna matching circuit is shown below:

PN7150 Hardware Design Guide



The PN7150 reference design layout depicted below can be used as an example of proper antenna components routing.




Please note that you shall take care of having multiple vias to connect different ground layers to avoid too resistive bottleneck, especially on the TX path grounding.

9.3 XTAL layout recommendations

The XTAL must be connected as close as possible to the CLK1 and CLK2 pins from the PN7150 to achieve the best performances as possible.

Please follow these guidelines for the layout of the XTAL connections:

- As the XTAL is very sensitive to parasitic capacitance and noise, we advise to:
 - put the XTAL far from other signals (especially other CLK lines or signals with frequent switching)
 - o limit the crosstalk between CLK lines and other signals
- Load capacitor connections:
 - Choose capacitor with a good temperature stability like COG
 - o Place the capacitors closed to each other and close to the XTAL
 - Avoid to connect them to a dirty ground (perturbed by return current from others functionalities on the board like USB, PWM or power supply lines)



9.4 Input clock

Clock signal must be:

- Shielded from the rest of the board
- · Kept as short as possible

9.5 De-Coupling (blocking) capacitors

Standard layout rules consisting in decoupling capacitors being placed as close as possible to the chip apply.

10. Q&A

• How to optimize the NFC controller power consumption when the host controller is shutdown or enters stand-by mode?

The PN7150 can be configured to enter standby mode when there is no activity from the host controller side after a programmable timeout (see configuration details in the <u>PN7150 User Manual [2]</u>).

Standby mode can be activated by setting the proper EEPROM configuration and it is retained (so only need to be activated once if not disabled afterwards).

• When using the PN7150, is it mandatory to connect VBAT2 to VBAT?

Yes, it is mandatory.

Application note

11. References

- [1] PN7150 Product Datasheet
- [2] UM10936 PN7150 User Manual
- [3] I²C Bus Specification
- [4] AN11755 PN7150 Antenna Design and Matching Guide

Application note

12. Abbreviations

Abbr.	Meaning
AN	Application Note
ВоМ	Bill of material
CLK	Clock
EEPROM	Electrically Erasable Programmable Read Only Memory
GND	Ground
GPIO	General Purpose Input Output
HW	Hardware
I ² C	Inter-Integrated Circuit (serial data bus)
IC	Integrated Circuit
Ю	Input / Output
IRQ	Interrupt Request
ISO/IEC	International Standard Organization / International Electrotechnical Community
mA	milli Ampere
MHz	Mega Hertz
mW	milli Watt
NFC	Near Field Communication
NFCC	NFC Controller (i.e. PN7150)
OS	Operating System
PCD	Proximity Coupling Device (Contactless reader)
PICC	Proximity Integrated Circuit Card (Contactless card)
PMU	Power Management unit
RF	Radiofrequency
RST	Reset
VEN	V ENable pin (Hard reset control)

PN7150 Hardware Design Guide

13. Legal information

13.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

13.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect. **Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Security — While NXP Semiconductors has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP Semiconductors accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

13.3 Licenses

Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are property of their respective owners.

- DESFire is a trademark of NXP B.V.
- I²C-bus is a trademark of NXP B.V.
- MIFARE is a trademark of NXP B.V.
- SmartMX is a trademark of NXP B.V.
- NXP wordmark and logo are trademarks of NXP B.V.
- FeliCa is a trademark of Sony Corporation.

AN11756

14. List of figures

Fig 1.	Interfaces summary4
Fig 2.	Typical Application Schematic in HVQFN
	package6
Fig 3.	Typical Application Schematic in WLCSP
	package6
Fig 4.	Crystal based clock configuration10
Fig 5.	Clock request through CLK_REQ pin11
Fig 6.	External system clock configuration12
Fig 7.	Power application schematic13
Fig 8.	Typical reading distance vs TVDD using
	OM5578 board14
Fig 9.	Configuration 1: VBAT used to generate TVDD
Fig 10.	Configuration 1: TVDD offset behavior15
Fig 11.	Configuration 2: external 5V used to generate
	TVDD16
Fig 12.	Configuration 2: TVDD offset behavior16
Fig 13.	Battery discharge curve17
Fig 14.	Typical antenna matching circuit18
Fig 15.	Optimized matching circuit19
Fig 16.	Power modes21
Fig 17.	
	Recommended EMC Inductances Placement.23
Fig 18.	Recommended EMC Inductances Placement.23 RF paths floorplan24
Fig 18. Fig 19.	
0	RF paths floorplan24

Application note COMPANY PUBLIC

PN7150 Hardware Design Guide

15. List of tables

Table 1.	Interface summary5
Table 2.	Host interface pinning7
Table 3.	I ² C slave 8-bits address7
Table 4.	Decoupling capacitors need13
Table 5.	Configuration 1 summary15
Table 6.	Configuration 2 summary16
Table 7.	Available TVDD value for each configuration16
Table 8.	Pros and cons for each TVDD configuration 17
Table 9.	Inductance characteristics22

Application note COMPANY PUBLIC

16. Contents

1.	Introduction3
2.	Interfaces4
3.	Typical application schematics6
4.	Host interface7
4.1	Host interface pinning7
4.2	Host interface pin characteristics7
4.3	Digital interface levels7
4.4	I ² C bus specificities
4.5 4.6	Frames reading synchronization
	Reset control (VEN)8
5.	Clock interface
5.1 5.2	Use of crystal oscillator
5.2 5.2.1	Use of system clock11 Input clock characteristics11
5.2.1	Clock request mechanism
6.	Power interface
6 .1	Power Management Unit
6.2	External capacitors requirement
6.3	Power application schematic
6.4	TVDD supply options14
6.4.1	Config 1: VBAT used to generate TVDD14
6.4.2	Config 2: external 5V used to generate TVDD.16
6.4.3	TVDD configuration summary16
7.	Antenna interface18
7.1	Typical matching circuit18
7.2	Matching circuit BoM optimization18
7.2.1	Damping resistors
7.2.2 7.2.3	C ₂ parallel capacitor
	•
8.	Power modes
9.	Layout guidelines
9.1 9.2	Antenna EMC inductors
9.2 9.3	XTAL layout recommendations25
9.3 9.4	Input clock
9.5	De-Coupling (blocking) capacitors25
10.	Q&A
11.	References
12.	Abbreviations
13.	Legal information
13.1	Definitions
13.1	Disclaimers
13.3	Licenses
13.4	Trademarks

Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 10 July 2020 347613 Document identifier: AN11756