Document information

<table>
<thead>
<tr>
<th>Information</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>Keywords</td>
<td>Flip chip dies, bumped die</td>
</tr>
<tr>
<td>Abstract</td>
<td>This application note provides guidelines for the use of flip chip dies using plated solder bumps, or copper pillar bumps.</td>
</tr>
</tbody>
</table>
## Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>20200303</td>
<td>added copper pillar bumps</td>
</tr>
<tr>
<td>3</td>
<td>20161003</td>
<td>added additional remark in Section 2</td>
</tr>
<tr>
<td>2</td>
<td>20160510</td>
<td>replaced &quot;bump pitch of 220 (\mu\text{m})&quot; by &quot;bump pitch of 200 (\mu\text{m})&quot; throughout the document</td>
</tr>
<tr>
<td>1</td>
<td>20151207</td>
<td>initial version</td>
</tr>
</tbody>
</table>
1 Introduction

This application note provides guidelines for the use of flip chip dies with plated solder bumps, or copper pillar bumps, which are shipped to customers in tape and reel or on film frame carrier.

2 Package description

As with wafer level chip scale packages, flip chip dies offer the smallest package size possible with package size equal to die size. Solder or copper pillar bumps provide the interconnect means to the outside world. The difference between Wafer Level Chip Scale Packages (WLCSP) and flip chip dies is the application area. Whereas WLCSPs are mounted on a standard Printed-Circuit Board (PCB), flip chip dies are only used on high definition substrates, typically for interposers in modules and packages. Therefore, the bump diameter and bump pitch of flip chip dies are smaller than for WLCSP. Application notes for WLCSP are given in AN10439[1]. The interposer is the substrate that is used within a package or module.

To guarantee that board level reliability requirements are met, flip chip dies might require application-specific measures.

For of flip chip dies, two bump constructions can be distinguished:

**Direct Bump**: A copper pillar bump is placed on top of the IO without a repassivation layer. The Under Bump Metallization (UBM) is within the die passivation opening and provides adhesion and acts as barrier layer. Figure 1 shows an example of such construction with copper pillar.

![Figure 1. Flip chip die with copper pillar bump](image-url)
Repassivation: A plated solder bump is placed on top of the pad with a repassivation layer between the Under Bump Metallization (UBM) and the passivation of the die. The repassivation layer prevents cracking of the die passivation during temperature cycling. The UBM provides adhesion, acts as barrier layer, and ensures solder wetting. Figure 2 shows an example of such construction with plated solder bump.

Figure 2. Flip chip die with repassivation and plated solder bump
3 Interposer design guidelines

A good interposer design ensures high electrical reliability performance when using a flip chip die. This applies not only to the footprint design, but also to the location of the flip chip die product on the board.

3.1 Footprint layout

Figure 3 shows the commonly used Solder Mask Defined (SMD) solder pad for flip chip dies. SMD solder pads are used to avoid solder flow out on the part of the tracks. The recommended interposer solder pad dimensions are given in Table 1. Non-Solder Mask Defined (NSMD) solder pads are only used for 400 µm pitch.

![Solder mask defined](image)

![Non-solder mask defined](image)

Figure 3. Recommended flip chip die solder pads

<table>
<thead>
<tr>
<th>Bump type</th>
<th>Bump pitch</th>
<th>Pad type</th>
<th>Cu solder pad (tolerance)</th>
<th>Solder resist opening (tolerance)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Plated solder bump</td>
<td>≥ 400 µm</td>
<td>NSMD</td>
<td>130 µm (± 15 µm)</td>
<td>170 µm (± 15 µm)</td>
</tr>
<tr>
<td>Plated solder bump</td>
<td>200 µm ≤ pitch &lt; 400 µm</td>
<td>SMD</td>
<td>BD + 40 µm (± 15 µm)</td>
<td>BD - 10 µm (± 10 µm)</td>
</tr>
<tr>
<td>Copper pillar bump</td>
<td>≥ 150 µm</td>
<td>SMD</td>
<td>BD + 35 µm (± 15 µm)</td>
<td>BD + 10 µm (± 10 µm)</td>
</tr>
</tbody>
</table>

It is recommended that the whole internal area of the pad to be flat. The use of vias under the bumps should be avoided wherever possible, as non-flat surfaces can create
voids in the solder joint and affect the reliability. If via-in-pad structures (micro-via) are employed, filled micro-vias are preferred.

For NSMD pads, the maximum advisable trace width is 75 µm. Reducing copper (Cu) thickness of the top layer of the PCB is recommended to improve tolerances.

3.2 Interposer surface finish

For internal qualification, Cu-pad finishes on the board used are Cu-OSP (Organic Solderability Preservatives (OSP)) and NiAu (Electroless Nickel Immersion Gold (ENIG)). These finishes ensure good reliability of the end product.

3.3 Clearances/location

For a typical advanced interposer used in modules, clearance around the maximum size of the flip chip die should be considered. This clearance is to ensure pick and place accuracy of the flip chip die, taking into account the surrounding components.

When underfill is applied, sufficient space should be available for dispensing. As with all other surface-mounted components, the placing of the flip chip die near mounting holes, connectors, clamps, and so on, is not recommended. Usually during module/package assembly, multiple interposers are part of a larger panel. The separation of this panel in single interposers can result in mechanical stress to components that are mounted near the separation lanes. The amount of clearance from the separation lane depends on the separation process.
4 Assembly

4.1 Stencil printing of solder paste

Table 2 gives an overview of the recommended stencil dimensions for flip chips dies. For bump pitches below 220 µm, flux dipping or dispensing is advised instead of solder paste printing.

<table>
<thead>
<tr>
<th>Bump pitch</th>
<th>Stencil</th>
<th>Thickness</th>
<th>Shape</th>
<th>Opening</th>
</tr>
</thead>
<tbody>
<tr>
<td>≥ 350 µm</td>
<td></td>
<td>60 µm</td>
<td>circular</td>
<td>140 µm</td>
</tr>
<tr>
<td>220 µm ≤ pitch ≤ 350 µm</td>
<td></td>
<td>60 µm</td>
<td>circular</td>
<td>130 µm</td>
</tr>
</tbody>
</table>

An electroformed stencil can be used. Before using the stencil, the dimensional accuracy should be checked.

Guideline for stencil opening dimensions:

- Top (print) side: design value +0/-20 µm
- Substrate side: design value ± 12 µm

It is advised that a lead-free SAC solder paste is used. Type 5 solder particles or smaller should be used for best print definition. The storage and use conditions should be followed as specified by the solder paste supplier. A solder ball test can be used to verify the reflow properties of the solder paste (IPC-TM-650, Solder Ball Test; see Ref. [2]). Before applying the paste on the stencil, it should be at room temperature and thoroughly mixed.

Adjust print speed and pressure so that the stencil is wiped clean of paste, and the solder paste rolls smoothly in front of the squeegee. If needed, the bottom side of the stencil can be cleaned regularly to avoid smearing. Criteria for print definition and smearing are given in Figure 4 and Figure 5.

The print result depends on the rheology of the solder paste, the dimensions of the stencil opening, the print parameters, and the solder land definition on the interposer. A larger aperture gives a better definition, but worse smearing.
The flux should provide sufficient thickness to keep the flip chip die in place during reflow. Flux is either applied onto the interposer (dispensing, printing), or the flip chip die (dipping). The rheology of the flux is optimized for the particular application method. Flux can be applied onto the complete flip chip die area or in individual dots per bump.

The maximum advised component displacement is 30 % of metal pad diameter. As an alignment method, use local fiducials and a vision system.

4.2 Reflow

A general reflow profile consists of four steps (see Figure 6):

1. Heating zone: fast heating to reach a certain minimum temperature across the whole board
2. Equalization zone: equalization of the temperatures across the board up to a certain temperature range to avoid large temperature differences in the reflow zone; depending on the component mix
3. Reflow zone: zone in which the actual soldering is done
4. Cooling zone: ramp down zone
Follow the recommendations of the solder paste or flux supplier on the optimum shape of the reflow curve, taking into account the mix of components on the board. At the same time, the profile should not be more stringent than the JEDEC profile requirements for MSL assessment (see Ref. [3]). For good wetting, typical minimum temperature in the peak zone is 235 °C for SAC or SnAg1.8 solder.

Proper board support during all steps of the reflow profile is essential to avoid board sagging resulting in stress on the soldered joints.

### 4.3 Underfill

Underfill can improve the protection and reliability of the flip chip die. The underfill material bridges the CTE mismatch between flip chip die and interposer and improves the protection of the flip chip die against moisture and contamination. Especially for larger flip chip dies, underfill can improve the board level reliability behavior.

Two main underfill types can be distinguished:

- Conventional underfill: fills the gap between the flip chip die and the interposer
- Molded underfill: encapsulates the complete flip chip die; fills the gap between the flip chip die and the interposer, and protects the side walls and back side.

The underfill type is application-dependent. It is recommended to follow the use conditions as defined by the supplier. A board level reliability evaluation can help in the underfill selection. A careful assessment is advised to assess the influence of the underfill material on the electrical performance and the potential impact of the halogen content in the underfill material on the biased (humidity) reliability performance in the end application.

The underfill storage, processing and curing conditions as defined by the supplier should be followed.
5 Rework process

Flip chip dies can be reworked only when reworkable underfill is used. Molded underfill samples cannot be reworked.

A BGA rework system can be used for rework. Manual handling of flip chip dies should be limited to the absolute minimum. If necessary, a vacuum pick-up tool should be used. Since the rework process damages the bumps, removed flip chip dies cannot be reused.

Rework consists of the following steps:

- Device removal
- Site preparation
- Application of solder paste to the site (if applicable)
- Device placement
- Device attachment

Refer to the ‘Repair’ section in Application note AN10439 Ref. [1] for information on board cleaning and site preparation.

6 Returning flip chip dies to NXP

If flip chip dies are sent to NXP for analysis, the whole module or package should be returned. Removing the flip chip die from the interposer damages the bumps and most probably also the device. If the whole module or package cannot be sent to NXP, cut out a part around the device as large as possible by sawing.

During sawing the interposer, clamps should not be placed on top of the flip chip die. Clamping too tightly should be avoided, because it can cause the interposer to warp and damage the device.

The best packing medium for shipment of devices on interposers is gel pack. If the interposer is too large for a gel pack, place the interposer between two ElectroStatic Discharge (ESD) hard foam materials, securing with tape along all edges. Demounted flip chip dies are best packed in gel pack. Both flip chip dies on interposers, and demounted flip chip dies should be packed in ESD-bags and preferably in dry pack for shipping.

7 Reliability

NXP has carried out extensive testing of flip chip dies to provide the optimum manufacturing conditions for assembly and to ensure the necessary quality and reliability over the life time of the product.

During the qualification, reliability tests are performed on wafer level, standalone device level and on board level to ensure the quality level. Product-related reliability data are included in the product qualification report.

When a flip chip die is a particular design for a specific customer, or application (for example, thermo-compression bonding and/or interposer type, such as flex foil or ceramic), NXP does not perform board level reliability tests.

8 Moisture sensitivity level

The default Moisture Sensitivity Level (MSL) for flip chip dies is 1.
9 Storage conditions

The label on the packing specifies the shelf life and floor life conditions.

After expiration date, or when the humidity indicator shows > 10 %, solderability should be checked. See Ref. [5] J-STD-002D, solderability tests for component leads, terminations, lugs, terminals, and wires.

Baking is not allowed for flip chip dies.

10 References

[1] AN10439 - Wafer Level Chip Size Package, application note
11 Legal information

11.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

11.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

11.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.