

AN12055

Schematic guidelines for the PF1550

Rev. 1.0 — 9 April 2018

Application note

1 Introduction

This application note provides guidelines for schematic entry using the PF1550. For an example bill of materials, refer to the PF1550 datasheet.

NXP analog ICs are manufactured using the SMARTMOS process, a combinational BiCMOS manufacturing flow that integrates precision analog, power functions and dense CMOS logic, together on a single cost-effective die.

2 Pin connection guidelines

This section provides recommended pin connections in [Table 1](#). These guidelines help ensure that the PF1550 functions properly.

Table 1. PF1550 pin connection guidelines

Pin	Name	Function	Recommended connection	Recommended connection when not used
1	WDI	Watchdog input from processor	Connect to WDI signal from i.MX series processor. Pull up via 8 kΩ to 100 kΩ to VDDIO	Connect via 100 kΩ to regulator with output voltage < 3.6 V
2	SDA	I ² C data line	Pull-up to VDDIO	Leave floating
3	SCL	I ² C clock line	Pull-up to VDDIO	Leave floating
4	VDDIO	Supply for I ² C bus	Connect to 1.7 to 3.6 V supply. Bypass with 0.1 μF capacitor to ground	Leave floating
5	VDDOTP	Supply to program OTP fuses	Connect to ground for the fuse loading	N/A
6	PWRON	Power on/off from processor	Connect to PMIC_ON_REQ signal from i.MX series processor. Pull up via 8 to 100 kΩ to VSNVS if required	N/A
7	STANDBY	Standby input signal from processor	Connect to PMIC_STBY_REQ signal from i.MX series processor	Connect to ground
8	ONKEY	ONKEY push button input	Connect to push button and pull up via 8 to 100 kΩ to VBATT	Connect via 100 kΩ to VSYS
9	INTB	Open drain interrupt signal to processor	Pull up via 68 to 100 kΩ to VSNVS or other rail at voltage less than or equal to VDDIO	Leave floating
10	RESETBMCU	Open drain reset output to processor	Pull up via 68 to 100 kΩ to VSNVS or other rail at voltage less than or equal to VDDIO	Leave floating



Pin	Name	Function	Recommended connection	Recommended connection when not used
11	VLDO3IN	LDO3 regulator input	Connect to VSYS and bypass with 1.0 μ F capacitor to ground	Connect to regulator with output voltage < 4.5 V
12	VLDO3	LDO3 regulator output	Bypass with 4.7 μ F capacitor to ground	Leave floating
13	SW3LX	SW3 switching node	Connect to SW3 inductor	Leave floating
14	SW3IN	Input to SW3 regulator	Connect to VSYS and bypass with 0.1 μ F + 4.7 μ F capacitors to ground	Connect to VSYS
15	SW3FB	Output voltage feedback for SW3	Connect to SW3 output voltage rail near load	Leave floating
16	SW2FB	Output voltage feedback for SW2	Connect to SW2 output voltage rail near load	Leave floating
17	SW2IN	Input to SW2 regulator	Connect to VSYS and bypass with 0.1 μ F + 4.7 μ F capacitors to ground	Connect to VSYS
18	SW2LX	SW2 switching node	Connect to SW2 inductor	Leave floating
19	VLDO2	LDO2 regulator output	Bypass with 10 μ F capacitor to ground	Leave floating
20	VLDO2IN	LDO2 regulator input	Connect to VSYS and bypass with 1.0 μ F capacitor to ground	Connect to regulator with output voltage < 4.5 V
21	VREFDDR	VREFDDR regulator output	Bypass with 1.0 μ F capacitor to ground	Leave floating
22	VINREFDDR	VREFDDR regulator input	Ensure there is at least 1.0 μ F net capacitance from VINREFDDR to ground	Leave floating
23	VDIG	Digital Core supply	Bypass with 1.0 μ F capacitor to ground	N/A
24	VCORE	Analog Core supply	Bypass with 1.0 μ F capacitor to ground	N/A
25	SW1LX	SW1 switching node	Connect to SW1 inductor	Leave floating
26	SW1IN	Input to SW1 regulator	Connect to VSYS and bypass with 0.1 μ F + 4.7 μ F capacitors to ground	Connect to VSYS
27	SW1FB	Output voltage feedback for SW1	Connect to SW1 output voltage rail near load	Leave floating
28	VLDO1IN	LDO1 regulators' input	Connect to VSYS and bypass with 1.0 μ F capacitor to ground	Connect to regulator with output voltage < 4.5 V
29	VLDO1	LDO1 regulator output	Bypass with 4.7 μ F capacitor to ground	Leave floating
30	VSNVS	VSNVS regulator/switch output	Bypass with 0.47 μ F capacitor to ground	Bypass with 0.47 μ F capacitor to ground
31	LICELL	Coin cell supply input/output	Bypass with 0.1 μ F capacitor. Connect to optional coin cell.	Bypass with 0.1 μ F capacitor to ground
32	THM	Battery thermal sense connection	Connect to battery NTC thermistor	Connect to ground
33	VBATT	Battery input	Connect to positive pole of single-cell Lithium Ion/Lithium Polymer battery and connect to VSYS via a 10 μ F capacitor only if EOC current threshold setting is less than 20mA	Leave floating
34	VBATT			

Pin	Name	Function	Recommended connection	Recommended connection when not used
35	VSYS	Main input voltage to PMIC and output of charger	Bypass with 2 x 22 μ F/10 V capacitors or a 47 μ F/10 V capacitor to ground	N/A
36	VSYS			
37	VBUSIN	Charger input	Connect to a valid 5.0 V charger input, bypass with a 2.2 μ F/25 V capacitor to ground	Leave floating
38	INT2P7	INT2P7 regulator output as power to the NTC resistor string	Bypass with 1.0 μ F capacitor to ground	Leave floating
39	USBPHY	USBPHY regulator output	Bypass with 1.0 μ F capacitor to ground	Leave floating
40	CHGB	Charger LED input connection	Connect LED from VSYS to this pin	Connect to ground
—	EP	Expose pad. Functions as ground return for buck and boost regulators	Ground. Connect this pad to the inner and external ground planes through multiple vias to allow effective thermal dissipation.	N/A

3 References

Table 2. References

Document number and description		URL
PF1550	Data Sheet	nxp.com/docs/en/data-sheet/PF1550.pdf

NXP.com support pages		URL
PF1550 product summary page		nxp.com/PF1550

4 Revision history

Revision history

Rev	Date	Description
1.0	20180409	Initial version

5 Legal information

5.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

5.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based

on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

5.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Tables

Tab. 1. PF1550 pin connection guidelines 1 Tab. 2. References 3

Contents

1	Introduction	1
2	Pin connection guidelines	1
3	References	3
4	Revision history	3
5	Legal information	4

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2018.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 9 April 2018
Document identifier: AN12055