

Order this document by AN1219/D Rev. 1.0

AN1219

M68HC08 Integer Math Routines

By Mark Johnson CSIC Applications Engineering Austin, Texas

Introduction

This application note discusses six integer math subroutines⁽¹⁾ that take advantage of one of the main CPU enhancements in the 68HC08 Family of microcontroller units (MCU). Each of these subroutines uses stack relative addressing, an important CPU enhancement.

Although the 68HC08 MCU is a fully upward-compatible performance extension of the 68HC05 MCU Family, users familiar with the 68HC05 should have little difficulty implementing the 68HC08 architectural enhancements. For instance, storage space for local variables needed by a subroutine can now be allocated on the stack when a routine is entered and released on exit. Since this greatly reduces the need to assign variables to global RAM space, these integer math routines are implemented using only 10 bytes of global RAM space. Eight bytes of global RAM are reserved for the two 32-bit pseudo-accumulators, INTACC1 and INTACC2. The other 2 bytes assigned to SPVAL are used by the unsigned 32 x 32 multiply routine to store the value of the stack pointer.

INTACC1 and INTACC2 are defined as two continuous 4-byte global RAM locations that are used to input hexadecimal numbers to the

^{1.} None of the six subroutines contained in this appication note check for valid or non-zero numbers in the two integer accumulators. The user is responsible for ensuring that proper values are placed in INTACC1 and INTACC2 before the subroutines are invoked.



© Freescale Semiconductor, Inc., 2004. All rights reserved. AN1219 — Rev. 1.0

For More Information On This Product, Go to: www.freescale.com

subroutines⁽¹⁾ and to return the results. For proper operation of the following subroutines, these two storage locations must be allocated together, but may be located anywhere in RAM address space. SPVAL may be allocated anywhere in RAM address space.

Software Description

Unsigned 16 × 16 Multiply (UMULT16)	Entry conditions: INTACC1 and INTACC2 contain the unsigned 16-bit numbers to be multiplied.
	Exit conditions: INTACC1 contains the unsigned 32-bit product of the two integer accumulators.
	Size: 94 bytes
	Stack space: 9 bytes
	Subroutine calls: None
	Procedure: This routine multiplies the two leftmost bytes of INTACC1 (INTACC1 = MSB, INTACC1 + 1 = LSB) by the two leftmost bytes of INTACC2 (INTACC2 = MSB, INTACC2 + 1 = LSB). (MSB is the acronym for most significant byte and LSB stands for least significant byte.) Temporary stack storage locations 1,SP–5,SP are used to hold the two intermediate products. These intermediate products are then added together and the final 32-bit result is stored in INTACC1 (INTACC1 = MSB, INTACC1 + 3 = LSB). This process is illustrated in Figure 1 and in Figure 2 .

^{1.} The 32 x 16 unsigned divide algorithm was based on the algorithm written for the M6805 by Don Weiss and was modified to return a 32-bit quotient. The table lookup and interpolation routine was written by Kevin Kilbane and was modified to interpolate both positive and negative slope linear functions.

reescale Semiconductor, Inc.



INTACC1 = Multiplier INTACC2 = Multiplicand

INTACC1 \times	INTACC2
------------------	---------

	INTACC1 : INTACC1 + 1
= ×	INTACC2 : INTACC2 + 1

(INTACC1 : INTACC1 + 1) (INTACC2 + 1) = (INTACC1 : INTACC1 + 1) (INTACC2)

	2 60	1,SP	2,SP	INTACC1 + 3
+	3,SP	4,SP	5,SP	

= INTACC1 : INTACC + 1 : INTACC1 + 2 : INTACC1 + 3

Figure 1. Unsigned Multiply 16 x 16 Equation



Figure 2. Unsigned 16×16 Multiply



Unsigned 32×32

Multiply (UMULT32)

Entry conditions:

INTACC1 and INTACC2 contain the unsigned 32-bit numbers to be multiplied.

Exit conditions:

INTACC1 concatenated with INTACC2 contains the unsigned 64-bit result.

Size:

158 bytes

Stack space: 38 bytes

· · · **,** · · ·

Subroutine calls:

None

Procedure:

This subroutine multiplies the unsigned 32-bit number located in INTACC1 (INTACC1 = MSB, INTACC1 + 3 = LSB) by the unsigned 32-bit number stored in INTACC2 (INTACC2 = MSB, INTACC2 + 3 = LSB). Each byte of INTACC2, starting with the LSB, is multiplied by the 4 bytes of INTACC1 and a 5-byte intermediate product is generated. The four intermediate products are stored in a 32-byte table located on the stack. These products are then added together and the final 8-byte result is placed in INTACC1:INTACC2 + 3 (INTACC1 = MSB, INTACC2 + 3 = LSB). An illustration of this mathematical process is shown in **Figure 3** and **Figure 4**.



=

=

Freescale Semiconductor, Inc.

Application Note Software Description

INTACC1 = Multiplier INTACC2 = Multiplicand

 $\mathsf{INTACC1} \times \mathsf{INTACC2}$

INTACC1:INTACC1 + 1:INTACC1 + 2:INTACC1 + 3

× INTACC2:INTACC2 + 1:INTACC2 + 2:INTACC2 + 3

(INTACC1:INTACC1 + 1:INTACC1 + 2:INTACC1 + 3)(INTACC2 + 3) (INTACC1:INTACC1 + 1:INTACC1 + 2:INTACC1 + 3)(INTACC2 + 2) (INTACC1:INTACC1 + 1:INTACC1 + 2:INTACC1 + 3)(INTACC2 + 1) (INTACC1:INTACC1 + 1:INTACC1 + 2:INTACC1 + 3)(INTACC2)

	0	0	0	IR03	IR04	IR05	IR06	R07 ⁽¹⁾	
	0	0	IR12	IR13	IR14	IR15	IR16	0	
	0	IR21	IR22	IR23	IR24	IR25	0	0	
+	IR30	IR31	IR32	IR33	IR34	0	0	0	
_									. 2

1. The intermediate result (IR) tags are temporary storage locations on the stack, not hard-coded locations in RAM.

Figure 3. Unsigned 32 x 32 Multiply Equation







Semiconductor, Inc

đ

eescal



Application Note Software Description

Signed 8 × 8 Multiply (SMULT8) Entry conditions:

INTACC1 and INTACC2 contain the signed 8-bit numbers to be multiplied.

Exit conditions:

The two leftmost bytes of INTACC1 (INTACC1 = MSB, INTACC1 + 1 = LSB) contain the signed 16-bit product.

Size:

57 bytes

Stack space:

4 bytes

Subroutine calls:

None

Procedure:

This routine performs a signed multiply of INTACC1 (MSB) and INTACC2 (MSB). Before multiplying the two numbers together, the program checks the MSB of each byte and performs a two's complement of that number if the MSB is set. One byte of temporary stack storage is used to hold the result sign. If both of the numbers to be multiplied are either negative or positive, the result sign LSB is cleared or it is set to indicate a negative result. Both numbers are then multiplied together and the results are placed in the two left-most bytes of INTACC1 (INTACC1 = MSB, INTACC1 + 1 = LSB). The routine is exited if the result sign storage location is not equal to one or the result is two's complemented and the negative result is stored in locations INTACC1 and INTACC1 + 1. INTACC1 = Multiplier INTACC2 = Multiplicand



Application Note







Application Note Software Description

Signed 16 × 16 Multiply (SMULT16) Entry conditions:

INTACC1 and INTACC2 contain the signed 16-bit numbers to be multiplied.

Exit conditions:

INTACC1 contains the signed 32-bit result.

Size:

83 bytes

Stack space:

4 bytes

Subroutine calls:

UMULT16

Procedure:

This routine multiplies the signed 16-bit number in INTACC1 and INTACC1 + 1 by the signed 16-bit number in INTACC2 and INTACC2 + 1. Before multiplying the two 16-bit numbers together, the sign bit (MSB) of each 16-bit number is checked and a two's complement of that number is performed if the MSB is set. One byte of temporary stack storage space is allocated for the result sign. If both 16-bit numbers to be multiplied are either positive or negative, the sign bit LSB is cleared, indicating a positive result, but otherwise the sign bit LSB is set. Subroutine UMULT16 is called to multiply the two 16-bit numbers together and store the 32-bit result in locations INTACC:INTACC1 + 3 (INTACC1 = MSB, INTACC2 = LSB). The routine is exited if the result sign LSB is cleared or the result is two's complemented by first one's complementing each byte of the product and then adding one to that result to complete the two's complement. The 32-bit negative result is then placed in INTACC1. INTACC1 = Multiplier INTACC2 = Multiplicand



Application Note



Figure 6. Signed 16×16 Multiply



 32×16 Unsigned Entry conditions:

Divide (UDVD32)

INTACC1 contains the 32-bit unsigned dividend and INTACC2 contains the 16-bit unsigned divisor.

Exit conditions:

INTACC1 contains the 32-bit quotient and INTACC2 contains the 16-bit remainder.

Size:

136 bytes

Stack space:

6 bytes

Subroutine calls:

None

Procedure:

This routine takes a 32-bit dividend stored in INTACC1:INTACC1 + 3 and divides it by the divisor stored in INTACC2:INTACC2 + 1 using the standard shift-and-subtract algorithm. This algorithm first clears the 16-bit remainder, then shifts the dividend/quotient to the left one bit at a time until all 32 bits of the dividend have been shifted through the remainder and the divisor is subtracted from the remainder. (See illustration.) Each time a trial subtraction succeeds, a 1 is placed in the LSB of the quotient. The 32-bit quotient is placed in locations INTACC1 = MSB:INTACC1 + 3 = LSB and the remainder is returned in locations INTACC2 = MSB, INTACC2 + 1 = LSB.



Before subroutine is executed:

INTACC1	INTACC1 + 1	INTACC1 + 2	INTACC1 + 3	INTACC2	INTACC2 + 1
Dividend MSB	Dividend	Dividend	Dividend LSB	Divisor MSB	Divisor LSB

During subroutine execution:

INTACC1	INTACC1 + 1	INTACC1 + 2	INTACC1 + 3	INTACC2	INTACC2 + 1
Remainder MSB	Remainder LSB	Dividend MSB	Dividend	Dividend	Dividend LSB/ Quotient MSB
– Divisor MSB	– Divisor LSB				

After return from subroutine:

INTACC1	INTACC1 + 1	INTACC1 + 2	INTACC1 + 3	INTACC2	INTACC2 + 1
Quotient MSB	Quotient	Quotient	Quotient LSB	Remainder MSB	Remainder LSB



Application Note Software Description



Figure 7. 32×16 Unsigned Divide



Table Lookup and Interpolation (TBLINT) Entry conditions:

INTACC1 contains the position of table ENTRY 2. INTACC1 + 1 contains the interpolation fraction.

Exit conditions:

INTACC1 + 2 : INTACC1 + 3 contains the 16-bit interpolated value (INTACC1 + 2 = MSB, INTACC1 + 3 = LSB).

Size:

125 bytes

Stack space:

4 bytes

Subroutine calls:

None

Procedure:

This routine performs table lookup and linear interpolation between two 16-bit dependent variables (Y) from a table of up to 256 entries and allowing up to 256 interpolation levels between entries. (By allowing up to 256 levels of interpolation between two entries, a 64-k table of 16-bit entries can be compressed into just 256 16-bit entries.) INTACC1 contains the position of table entry 2 and INTACC1 + 1 contains the interpolation fraction. The unrounded 16-bit result is placed in INTACC1 + 2 = MSB, INTACC1 + 3 = LSB. INTACC2 is used to hold the two 16-bit table entries during subroutine execution. The interpolated result is of the form:

Y = ENTRY1 + (INTPFRC(ENTRY2 – ENTRY1)) / 256

where:

- Y can be within the range 0 < Y < 32,767.
- INTPFRC = $(1 \le X \le 255) / 256$
- ENTRY1 and ENTRY2 can be within the range 0 < ENTRY < 32767.
- Slope of linear function can be either positive or negative.
- The table of values can be located anywhere in the memory map.



Example:

Table 1. Lookup and Interpolation

	Entry Number	Y Value
	0	0
		:
	145	1688
ENTRY 1 \rightarrow	146	2416
ENTRY 2 \rightarrow	147	4271
		:
	255	0

- Find the interpolated Y value half way between entry 146 and 147.
- ENTRY2 = Entry # 147 = 4271
- ENTRY1 = Entry # 146 = 2416
- For a 50% level of interpolation: INTPFRC = 128 / 256 = \$80
- So:
 - Y = 2416 + (128(4271 2416))/256
 - = 2416 + (128(1855))/256
 - = 2416 + 927
 - $Y = 3343_{10} \text{ or } \text{\$D0F}$



Application Note



Figure 8. Table Lookup and Interpolation



Software Listing

* * * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *			
*						
*	File name: IMTH08.ASM					
*	Revision	1.00	2			
*	Date. Fei	Oruary 24, 199	5			
*	Written 1	By: Mark Johns	on			
*		CSIC Appl	ications			
*						
*	Assemble	d Under: P&E M	icrocomputer Systems IASM08 (Beta Version)			
*		* * * * * *	* * * * * * * * * * * * * * * * * * * *			
*		*	Revision History *			
*		* * * * * *	* * * * * * * * * * * * * * * * * * * *			
*	Dorrigion	1 00 2/24/0	2 Original Course			
* * * * * * * *	********	1.00 Z/Z4/9 *****	**************************************			
*	Program 1	Description:				
*	This pro	gram contains	six* integer math routines for the 68HC08 Family			
*	of micro	controllers.	5			
*						
* *1	Note: 1)	The 32×16 U	nsigned divide algorithm was based on			
*		the one writte	en for the 6805 by Don Weiss and Was			
*	2)	The Table loo	kup and interpolation algorithm was			
*	_ ,	based on the	one written by Kevin Kilbane and was			
*		modified to in	nterpolate both positive and negative			
*		slope linear	functions.			
* * * * * * * * *	* * * * * * * * * *	* * * * * * * * * * * * * * *	*****			
*						
* St	cart of ma	ain routine				
*	0.5.4	<u> </u>				
*	ORG	\$50	RAM address space			
INTACC1	RMB	4	;32-bit integer accumulator #1			
INTACC2	RMB	4	;32-bit integer accumulator #2			
SPVAL	RMB	2	;storage for stack pointer value			
*						
	ORG	\$6E00	;ROM/EPROM address space			
START	LDHX	#\$450	;load H:X with upper RAM boundary + 1			
	I A S		: clear H:X			
	JSR	UMUJ.T16	call unsigned 16 x 16 multiply routine			
	JSR	UMULT32	; call unsigned 32 x 32 multiply routine			
	JSR	UMULT8	; call signed 8 x 8 multiply routine			
	JSR	UMULT16	;call signed 16 x 16 multiply routine			
	JSR	UMULT32	;call 32 x 16 multiply routine			
	JSR	TBLINT	;call table interpolation routine			
	BRA	*	;end of main routine			



Application Note

* * * * *	****	* * * * * * * * * * * * * * * *	******					
*	Start of sub	oroutine						
*	Unsigned 162	x16 multiply						
*								
*	This routine multiplies the 16-bit unsigned number stored in							
*	locations IN	locations INTACC1:INTACC1+1 by the 16-bit unsigned number stored in						
*	locations IN	NTACC2: INTACC2+1	and places the 32-bit result in locations					
*	INTACC1:INT	ACC1+3 (INTACC1	= $MSB:INTACC1+3 = LSB$.					
*		(1.1.1.1.001						
* * * * *	****	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *					
UMULT	'16 EOU	*						
	PSHA		;save acc					
	PSHX		;save x-reg					
	PSHH		;save h-reg					
	ATS	#-6	reserve six bytes of temporary					
	1110	H C	storage on stack					
	CTP	6 CD	'zero gtorzego for multiplication carry					
*	CHK	0,52	72ero scorage for multiprication carry					
*	Multiply (T) by $TMTACC2+1$					
*	Mulciply (11	MIACCI · INIACCI · I) by infreezer					
	T.DX	TNTACC1+1	:load x-reg w/multiplier LSB					
		INTACC2+1	;load acc w/multiplicand LSB					
	MIIT.	INTROCE	multiply					
	CTTX	6 SD	: cave carry from multiply					
			atoro ISP of final regult					
	JIA	INTACCI+5	ilead w reg w/multiplier MCP					
			iload aga w/multiplier MSB					
		INTACCZ+I	multiplication LSB					
	MOL		, multiply					
	ADD	6,SP	add carry from previous multiply					
	STA	Z,SP	istore 2nd byte of interm. result 1.					
	BCC	NOINCA	Check for carry from addition					
	INCX	1	increment MSB of interm. result 1.					
NOINC	STX	I,SP	store MSB of interm. result 1.					
	CLR	6,SP	;clear storage for carry					
*	/							
*	Multiply (II	NTACC1:INTACC1+1) by INTACC2					
*								
	LDX	INTACC1+1	iload x-reg w/multiplier LSB					
	LDA	INTACC2	;load acc w/multiplicand MSB					
	MUL		;multiply					
	STX	6,SP	; save carry from multiply					
	STA	5,SP	;store LSB of interm. result 2.					
	LDX	INTACC1	;load x-reg w/multiplier MSB					
	LDA	INTACC2	;load acc w/multiplicand MSB					
	MUL		;multiply					
	ADD	6,SP	;add carry from previous multiply					
	STA	4,SP	;store 2nd byte of interm. result 2.					
	BCC	NOINCB	;check for carry from addition					
	INCX		;increment MSB of interm. result 2.					
NOINC	B STX	3,SP	;store MSB of interm. result 2.					
*								



Freescale Semiconductor, Inc.

* Add the intermediate results and store the remaining three bytes of the * final value in locations INTACC1:INTACC1+2.

*

* *	Reset	LDA ADD STA LDA ADC STA LDA ADC STA STA	2,SP 5,SP INTACC1+2 1,SP 4,SP INTACC1+1 3,SP #0 INTACC1 Dinter and recover or	<pre>;load acc with 2nd byte of 1st result ;add acc with LSB of 2nd result ;store 2nd byte of final result ;load acc with MSB of 1st result ;add w/ carry 2nd byte of 2nd result ;store 3rd byte of final result ;load acc with MSB from 2nd result ;add any carry from previous addition ;store MSB of final result</pre>
		AIS PULH PULX PULA RTS	#6	<pre>;deallocate the six bytes of local ;storage ;restore h-reg ;restore x-reg ;restore accumulator ;return</pre>
*****	* * * * * * *	* * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	***************************************
*****	* * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	************
*	TT			
*	Unsig	nea 32 x	32 Multiply	
*	Thia	coutino r	multipling the upgion	and 22 bit number stored in logations
*			1+3 by the unsigned	32-bit number stored in locations
*	INTACO		22+3 and places the 1	ngigned 64-bit regult in locations
*	INTACO	2. INTACC	2+3 and places the t 22+3 (INTACCC1 - MSB.	$\frac{115191120004}{1000000000000000000000000000000000$
*	INIACO		12+3 (INTACCCI – MSB.	INIACCZ+5 = LSB).
*****	* * * * * * *	* * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	****
TIMIT	20	FOII	*	
	2	EQU EQU		- R2W0 2 R
		PSHA		isave acc
		PSHA		isave h-reg
		CIDY		Save II-leg
		CLRA		izero accumulator
		ATC	#_25T	regerve 35 byteg of temperary storage
		AID	#-22I	ion stack
		TOV		itransfor stack pointor + 1 to U.Y
		15A ATV	#3.0m	ind number of bytes in storage table
		AIA CTUV		add humber of bytes in storage table
		ATY	#_22m	react H:X to stack pointer value
*		AIA	#-321	Teset n.x to stack pointer value
*	Clear	32 bytes	s of storage needed t	to hold the intermediate results
INIT		CLR	, X	;xero a byte of storage
		INCX		;point to next location
		CPHX	SPVAL	;check for end of table
		BNE	INIT	;
*				

- * Initialize multiplicand and multiplier byte position pointers,
- * temporary storage for carry from the multiplication process, and
- * intermediate storage location pointer *

on carry
L
1
H:X
rage
sition
- C C C

Freescale Semiconductor, Inc.

* Multiply each byte of the multiplicand by each byte of the multiplier * and store the intermediate results

*
MU

*

MULTLP	LDX LDA	33T,SP INTACC2,X	<pre>;load x-reg w/multiplicand byte pointer ;load acc with multiplicand</pre>
	LDX	34T,SP	;load x-reg w/ multiplier byte pointer
	LDX	INTACC1,X	;load x-reg w/ multiplier
	MUL		;multiply
	ADD	35T,SP	;add carry from previous multiply
	BCC	NOINC32	;check for carry from addition
	INCX		;increment result MSB
NOINC32	STX	35T,SP	;move result MSB to carry
	LDHX	SPVAL	;load x-reg w/ storage position pointer
	STA	, X	;store intermediate value
	AIX	#-1	;decrement storage pointer
	STHX	SPVAL	;store new pointer value
	CLRH		;clear h-reg
	DEC	34T,SP	;decrement multiplier pointer
	BPL	MULTLP	;multiply all four bytes of multiplier
			;by one byte of the multiplicand
	LDHX	SPVAL	;load x-reg w/ storage position pointer
	LDA	35T,SP	;load acc w/ carry (MSB from last mult)
	STA	, X	;store MSB of intermediate result
	AIX	#!11	;add offset for next intermediate
			;result starting position
	STHX	SPVAL	;store new value
	CLRH		;clear h-reg
	CLR	35T,SP	;clear carry storage
	LDX	#3	;
	STX	34T,SP	;reset multiplier pointer
	DEC	33T,SP	;point to next multiplicand
	BPL	MULTLP	;loop until each multiplicand has been
+			;multiplied by each multiplier



*

Freescale Semiconductor, Inc.

* Initialize temporary stack variables used in the addition process

TSX		;transfer stack pointer to H:X
AIX	#7	;add offset for LSB of result
STHX	SPVAL	;store position of LSB
CLR	35T,SP	clear addition carry storage;
LDA	#7	;
STA	33T,SP	;store LSB position of final result
LDA	#3	;
STA	34T,SP	;store counter for number of rows

* add all four of the entries in each column together and store the * final 64-bit value in locations INTACC1:INTACC2+3. *

OUTADDLE	P LDA	35T,SP	;load acc with carry		
	CLR	35T,SP	;clear carry		
INADDLP	ADD	, X	add entry in table to accumulator		
	BCC	ADDFIN	; check for carry		
	INC	35T,SP	; increment carry		
ADDFIN	AIX	X #8 ;load H:X with position o			
	DEC	34T,SP	;decrement row counter		
	BPL	INADDLP	;loop until all four entries in column ;have been added together		
	CLRH		;clear h-req		
	LDX	#3	;		
	STX	34T,SP	;reset row pointer		
	LDX	33T,SP	;load final result byte pointer		
	STA	INTACC1,X	;store one byte of final result		
	LDHX	SPVAL	;load original column pointer		
	AIX	#-1	;decrement column pointer		
	STHX	SPVAL	;store new pointer value		
	DEC	33T,SP	;decrement final result byte pointer		
	BPL	OUTADDLP	;loop until all eight columns have ;been added up and the final results		
*			istorea		

Reset stack pointer and recover original registers values

AIS PULH PULX	#35T	;deallocate local storage ;restore h-reg ;restore x-reg
PULA		;restore accumulator
RTS		;return

*



Application Note

```
*
      Signed 8 x 8 Multiply
*
*
     This routine multiplies the signed 8-bit number stored in location
      INTACC1 by the signed 8-bit number stored in location INTACC2
*
      and places the signed 16-bit result in INTACC1:INTACC1+1.
*
SMULT8
           EOU
           PSHX
                                       ;save x-reg
           PSHA
                                       ;save accumulator
           PSHH
                                       ;save h-reg
                                       ;reserve 2 bytes of temp. storage
           AIS
                   #-1
           CLR
                   1,SP
                                       ;clear storage for result sign
           BRCLR
                   7, INTACC1, TEST2
                                       ;check multiplier sign bit
           NEG
                   INTACC1
                                       ;two's comp number if negative
           INC
                   1,SP
                                       ;set sign bit for negative number
TEST2
           BRCLR
                   7, INTACC2, SMULT
                                       ; check multiplicand sign bit
           NEG
                   INTACC2
                                       ;two's comp number if negative
           INC
                   1,SP
                                       ;set or clear sign bit
SMULT
           LDX
                   INTACC1
                                       ;load x-reg with multiplier
           LDA
                   INTACC2
                                       ;load acc with multiplicand
           MUL
                                       ;multiply
                                       ;store result LSB
           STA
                   INTACC1+1
           STX
                   INTACC1
                                       ;store result MSB
           LDA
                   1,SP
                                       ;load sign bit
           CMP
                   #1
                                       ; check for negative
           BNE
                   RETURN
                                       ; branch to finish if result is positive
           NEG
                   INTACC1+1
                                       ;two's comp result LSB
                                       ;check for borrow from zero
           BCC
                   NOSUB
           NEG
                   INTACC1
                                       ;two's comp result MSB
           DEC
                   INTACC1
                                       ;decrement result MSB for borrow
           BRA
                   RETURN
                                       ;finished
NOSUB
           NEG
                   INTACC1
                                       ;two's comp result MSB without decrement
RETURN
           AIS
                   #1
                                       ;deallocate temp storage
           PULH
                                       ;restore h-reg
           PULA
                                       ;restore accumulator
           PULX
                                       ;restore x-req
                                       ;return
           RTS
```



* * * * * *	* * * * * * * * * * * * * * * * * * * *								
*									
*	Signe	d 16 x 1	6 multiply						
*									
* * *	This the s value	routine igned 16 in loca	multiplies the signe -bit number in INTAC tions INTACC1:INTACC	d 16-bit number in INTACC1:INTACC1+1 by C2:INTACC2+1 and places the signed 32-bit 1+3 (INTACC1 = MSB:INTACC1+3 = LSB).					
SMULT1	6	EOU	*						
0110111		PSHX		;save x-reg					
		PSHA		isave accumulator					
		PSHH		;save h-req					
		AIS	#-1	;reserve 1 byte of temp. storage					
		CLR	1,SP	clear storage for result sign					
		BRCLR	7, INTACC1, TST2	; check multiplier sign bit and negate					
				;(two's complement) if set					
		NEG	INTACC1+1	;two's comp multiplier LSB					
		BCC	NOSUB1	; check for borrow from zero					
		NEG	INTACC1	;two's comp multiplier MSB					
		DEC	INTACC1	;decrement MSB for borrow					
		BRA	MPRSIGN	;finished					
NOSUB1	-	NEG	INTACC1	;two's comp multiplier MSB (no borrow)					
MPRSIG	IN	INC	1,SP	;set sign bit for negative number					
TST2		BRCLR	7, INTACC2, MLTSUB	;check multiplicand sign bit and negate					
				;(two's complement) if set					
		NEG	INTACC2+1	;two's comp multiplicand LSB					
		BCC	NOSUB2	;check for borrow from zero					
		NEG	INTACC2	;two's comp multiplicand MSB					
		DEC	INTACC2	;decrement MSB for borrow					
		BRA	MPCSIGN	;finished					
NOSUB2	2	NEG	INTACC2	;two's comp multiplicand MSB (no borrow)					
MPCSIG	IN	INC	1,SP	;set or clear sign bit					
MLTSUE	3	JSR	UMULT16	;multiply INTACC1 by INTACC2					
		LDA	1,SP	;load sign bit					
		CMP	#1	;check for negative					
		BNE	DONE	;exit if answer is positive,					
				;otherwise two's complement result					
		LDX	#3	;					
COMP		COM	INTACC1,X	complement a byte of the result					
		DECX		point to next byte to be complemented					
		BPL	COMP	;loop until all four bytes of result					
				have been complemented					
		LDA	INTACCI+3	get result LSB					
		ADD		add a "1" for two's comp					
		SIA	INTACCI+3	, store new value					
muaawr	`			' add ann ann fuam tha muaniana					
IWSCMP	•		INIACCI, A	, add any carry from the previous					
		ADC CTTA		; addition to the next three bytes					
		DECY	INIACCI, A	, of the result and store the new					
			TWSCMD	· values					
ר⊖איד		лтс	1 WBCITE #1	' ideallocate temp storage on stack					
DONE		ATS DIII.U	π ⊥	reationale lemp storage on stack					
				restore accumulator					
		DIIT.Y		restore x-req					
		F ULLA RTC		resturn					
		TLD		/ L C C UL II					

Freescale Semiconductor, Inc.



Application Note

```
*
     32 x 16 Unsigned Divide
*
*
     This routine takes the 32-bit dividend stored in INTACC1:INTACC1+3
     and divides it by the 16-bit divisor stored in INTACC2:INTACC2+1.
*
     The quotient replaces the dividend and the remainder replaces the divisor.
*
UDVD32
         EQU
                *
*
DIVIDEND EQU
                INTACC1+2
DIVISOR
         EQU
                INTACC2
QUOTIENT EQU
                INTACC1
REMAINDER EQU
                INTACC1
                                     ;save h-reg value
       PSHH
       PSHA
                                     ;save accumulator
       PSHX
                                     ;save x-reg value
       AIS
              #-3
                                     ;reserve three bytes of temp storage
       LDA
              #!32
              3,SP
                                     ;loop counter for number of shifts
       STA
       LDA
              DIVISOR
                                     ;get divisor MSB
       STA
                                     ;put divisor MSB in working storage
              1,SP
                                     ;get divisor LSB
       LDA
              DIVISOR+1
       STA
              2,SP
                                     ;put divisor LSB in working storage
     Shift all four bytes of dividend 16 bits to the right and clear
     both bytes of the temporary remainder location
              DIVIDEND+1, DIVIDEND+3 ; shift dividend LSB
       MOV
                                    ;shift 2nd byte of dividend
       MOV
              DIVIDEND, DIVIDEND+2
       MOV
              DIVIDEND-1, DIVIDEND+1 ; shift 3rd byte of dividend
       MOV
              DIVIDEND-2, DIVIDEND
                                    ;shift dividend MSB
       CLR
              REMAINDER
                                     ;zero remainder MSB
              REMAINDER+1
                                     ;zero remainder LSB
       CLR
     Shift each byte of dividend and remainder one bit to the left
SHFTLP LDA
              REMAINDER
                                     ;get remainder MSB
       ROLA
                                     ;shift remainder MSB into carry
       ROL
              DIVIDEND+3
                                    ;shift dividend LSB
              DIVIDEND+2
                                    ;shift 2nd byte of dividend
       ROL
                                    ;shift 3rd byte of dividend
       ROL
              DIVIDEND+1
       ROL
              DIVIDEND
                                    ;shift dividend MSB
                                    ;shift remainder LSB
       ROL
              REMAINDER+1
       ROL
              REMAINDER
                                    ;shift remainder MSB
```

'eescale Semiconductor, Inc



* *

*

Subtract both bytes of the divisor from the remainder LDA REMAINDER+1 ;get remainder LSB SUB 2,SP ;subtract divisor LSB from remainder LSB STA REMAINDER+1 ;store new remainder LSB LDA REMAINDER ;get remainder MSB ;subtract divisor MSB from remainder MSB SBC 1,SP REMAINDER ;store new remainder MSB STA DIVIDEND+3 ;get low byte of dividend/quotient LDA SBC ;dividend low bit holds subtract carry #0 STA DIVIDEND+3 ;store low byte of dividend/quotient Check dividend/quotient LSB. If clear, set LSB of quotient to indicate successful subraction, else add both bytes of divisor back to remainder 0,DIVIDEND+3,SETLSB BRCLR ; check for a carry from subtraction ;and add divisor to remainder if set LDA REMAINDER+1 ;get remainder LSB 2,SP ;add divisor LSB to remainder LSB ADD ;store remainder LSB STA REMAINDER+1 LDA REMAINDER ;get remainder MSB ADC 1,SP ;add divisor MSB to remainder MSB STA REMAINDER ;store remainder MSB LDA DIVIDEND+3 ; get low byte of dividend ADC ;add carry to low bit of dividend #0 STA DIVIDEND+3 ;store low byte of dividend BRA DECRMT ;do next shift and subtract SETLSB BSET 0,DIVIDEND+3 ;set LSB of quotient to indicate ; successive subtraction DECRMT DBNZ 3, SP, SHFTLP ;decrement loop counter and do next ;shift Move 32-bit dividend into INTACC1:INTACC1+3 and put 16-bit remainder in INTACC2:INTACC2+1 LDA REMAINDER ;get remainder MSB STA 1,SP ;temporarily store remainder MSB LDA REMAINDER+1 ;get remainder LSB STA 2,SP ;temporarily store remainder LSB DIVIDEND, QUOTIENT MOV ; DIVIDEND+1,QUOTIENT+1 MOV ; shift all four bytes of quotient MOV DIVIDEND+2,QUOTIENT+2 ; 16 bits to the left MOV DIVIDEND+3,QUOTIENT+3 ; 1,SP ;get final remainder MSB LDA STA INTACC2 ;store final remainder MSB LDA 2,SP ;get final remainder LSB STA INTACC2+1 ;store final remainder LSB Deallocate local storage, restore register values, and return from subroutine AIS #3 ;deallocate temporary storage PULX ;restore x-req value PULA ;restore accumulator value PULH ;restore h-reg value RTS ;return

*

*



Application Note

* Table Lookup and Interpolation * * This subroutine performs table lookup and interpolation between two 16-bit * dependent variables (Y) from a table of up to 256 enties (512 bytes) and * allowing up to 256 interpolation levels between entries. INTACC1 contains * the position of ENTRY2 and INTACC1+1 contains the interpolation fraction. * The 16-bit result is placed in INTACC1+2=MSB, INTACC1+3=LSB. INTACC2 is * used to hold the two 16-bit entries during the routine. Y = ENTRY1 + (INTPFRC(ENTRY2 - ENTRY1))/256 EQU TBLINT ENTNUM EQU INTACC1 ; position of entry2 (0-255) INTPFRC EQU INTACC1+1 ; interpolation fraction (1-255)/256 RESULT EQU INTACC1+2 ;16-bit interpolated Y value ENTRY1 EQU INTACC2 ;16-bit enrty from table ENTRY2 INTACC2+2 ;16-bit entry from table EQU * PSHH ;save h-register PSHA ;save accumulator PSHX ;save x-req ATS #-1 ;allocate one byte of temp storage CLRH ;zero h-reg CLRA ;zero accumulator ;clear storage for difference sign CLR 1,SP Load H:X with position of ENTRY2 LDX ENTNUM ;get position of entry2 (0-255) LSLX ;multiply by 2 (for 16-bit entries) BCC GETENT ; if overflow from multiply occured, ; increment H-req. INCA ;accumulator = 1 ;push accumulator value on stack PSHA ;transfer acc. value to h register PULH Get both entries from table, subtract ENTRY1 from ENTRY2 and store the * 16-bit result. GETENT LDA ;get entryl LSB TABLE-2,x STA ENTRY1 LDA TABLE-1, x ;get entry1 MSB STA ENTRY1+1 LDA TABLE, x ;get entry2 MSB STA ENTRY2 LDA TABLE+1,x ;get entry2 LSB STA ENTRY2+1 SUB ENTRY1+1 ;entry2(LSB) - entry1(LSB) STA RESULT+1 ;store result LSB LDA ENTRY2 SBC ENTRY1 ;entry2(MSB) - entry1(MSB) STA RESULT ;store result MSB



* *		mont 16-bit rogult if	ENTERING greater than ENTER? also				
* ~ ~	do s compie	Alter 10-DIC LESUIC II	ENIRII Was greater than ENIRIZ, eise				
• gc		ЭТÀ					
*							
~	— — — — — — — — — —		that want he MOD from want int				
	TSTA		itest result MSB for negative				
	BGE	MLTFRAC	;go do multiply if postive				
	INC	l,SP	;set sign flag for negative result				
	NEG	RESULT+1	;two's complement result LSB				
	BCC	NODECR	;check for borrow from zero				
	NEG	RESULT	;two's complement result MSB				
	DEC	RESULT	;decrement result MSB for borrow				
	BRA	MLTFRAC	;go do multiply				
NODECR *	NEG	RESULT	;two's comp result MSB (no borrow)				
* (1	NTPFRC(RES	SULT:RESULT+1))/256 =	Interpolated result				
*							
* Mu	ltiply res	ult by interpolation	fraction				
*							
MLTFRAC	LDA	INTPFRC	get interpolation fraction;				
	LDX	RESULT+1	;get result LSB				
	MUL		;multiply				
	STX	RESULT+1	;store upper 8-bits of result and throw				
			;away lower 8-bits (divide by 256)				
	LDA	INTPFRC	;get interpolation fraction				
	LDX	RESULT	;get result MSB				
	MUL		;multiply				
	ADD	RESULT+1	;add result LSB to lower 8-bits of				
			;product				
	STA	RESULT+1	;store new result LSB				
	TXA		;get upper 8-bits of product				
	ADC	#0	add carry from last addition				
	STA	RESULT	;store result MSB				
*							
* Ү	= ENTRY1 +	Interpolated result					
*							
* Ch	leck sign f	lag to determine if i	nterpolated result is to be added to				
* or subtracted from ENTRY1							
*							
	TST	1.SP	itest sign flag for negative				
	BLE	ADDVAL	if not set, add interpolated result				
			to entryl else subtract				
	ד.ח.ד	FNTRV1+1	aet entryl LSB				
	CIID		'gubtragt regult ISB				
	SUB CTUN		atoro new regult ISB				
	SIA		act optrul MCD				
		ENIRII	;get entry: MSB				
	SBC	RESULI	sublact W/ Carry result MSB				
	SIA	KESULI	SLOLE NEW TESULL MSB				
	BKA		, LINISNEQ				
ADDVAL	LDA	KESULI+1	get result LSB				
	ADD	ENTRY1+1	iada entryl LSB				
	STA	RESULT+1	store new result LSB				
	ĹDA	ENTRYL	;get entryl MSB				
	ADC	RESULT	;add w/ carry result MSB				
	STA	RESULT	;store new result MSB				
*							

* * *	Dea suk	allocate proutine.	local	storag	ge,	restore	register	values,	and	return	from
TBLDOM	NE	AIS PULX PULA PULH RTS	#1				<pre>;dealloca ;restore ;restore ;restore ;restore</pre>	ate loca x-reg accumula h-reg from sub	l sto ator rout:	orage ine	
* *	San	mple of 1	6-bit	table	ent	tries					
TABLE		EQU	*								
		FDB	!00	00			;entry 0				
		FDB	!32	767			;entry 1				
		FDB	!24	16			;entry 2				

Freescale Semiconductor, Inc.

;entry 3

How to Reach Us:

Home Page:

www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

FDB

!4271

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH **Technical Information Center** Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. **Technical Information Center** 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



For More Information On This Product, Go to: www.freescale.com