AN12396

EdgeLock SE05x Quick start guide with FRDM-K64F

Rev. 3.3 — 4 August 2022 Application note 534433

Document information

Information	Content
Keywords	EdgeLock SE05x, EdgeLock A5000, Plug & Trust middleware, FRDM-K64F
Abstract	This document explains how to get started with the EdgeLock Plug & Trust middleware using the EdgeLock SE05x/A5000 development boards and FRDM-K64F MCU board. It provides detailed instructions to run projects imported either from the FRDM-K64F SDK or the CMake-based build system included in the EdgeLock SE05x Plug & Trust middleware.



EdgeLock SE05x Quick start guide with FRDM-K64F

Revision history

Revision history

Revision number	Date	Description
1.0	2019-06-08	First document release
1.1	2019-06-20	Update of board figures
2.0	2019-11-25	Major update to incorporate details to import projects from FRDM-K64F SDK and CMake-based build system.
2.1	2019-12-17	Corrected OM-SE050ARD-E J14 jumper setting.
3.0	2020-10-27	Updated for EdgeLock SE051
3.1	2020-12-07	Updated to latest template and fixed broken links
3.2	2022-03-28	Add EdgeLock SE050E and EdgeLock A5000 product variants. Update Table 1, Figure 1, Figure 2, Figure 3, Figure 10, Figure 11, Figure 15, Figure 39, Figure 40, Figure 44, Figure 55, Figure 56, Figure 57, Figure 58, Figure 59 and Figure 60 Add note (step 3) in Section 4.5 Build, run and debug project example Add Section 4.6 Product specific build settings Add note in Section 5.6.2 Run EdgeLock SE05x Plug & Trust middleware examples Add Section 5.7 Product specific CMake build settings Add Section 6 Binding EdgeLock SE05x to a host using Platform SCP
3.3	2022-08-04	Moved section "Update FRDM-K64F board with DAPLink firmware" into Section 10. Update to EdgeLock SE Plug & Trust Middleware version 04.02.xx. Update note (step 3) in Section 4.5 Build, run and debug project example Update Section 4.6 Product specific build settings Update note in Section 5.6.2 Run EdgeLock SE05x Plug & Trust middleware examples Update Section 5.7 Product specific CMake build settings Udate Section 6 Binding EdgeLock SE05x to a host using Platform SCP

EdgeLock SE05x Quick start guide with FRDM-K64F

1 How to use this document

The EdgeLock SE05x Plug & Trust middleware includes a set of project examples that demonstrate the use of EdgeLock SE05x product family in the latest IoT security use cases. These project examples can be either:

- Imported from the MCUXpresso SDKs made available for FRDM-K64F MCU board.
- Imported from the CMake-based build system included in the EdgeLock SE05x Plug & Trust middleware package.

This document provides detailed instructions to run project examples for EdgeLock SE05x secure elements imported either from the FRDM-K64F SDK or the CMake-based build system. The FRDM-K64F SDK is recommended as it is the fastest way to import and run the project examples. The CMake-based option is provided for developers familiar with this build system or willing to run exactly the same project example on PC/Windows/Linux and embedded targets. The main body of this document should be used in this sequence:

- 1. Order board samples. <u>Section 2</u> contains the ordering details of the demo boards required in this document;
- 2. Setup your boards. <u>Section 3</u> describes how to setup the OM-SE05xARD boards and FRDM-K64F board;
- 3. Run project examples. Go to <u>Section 4</u> for instructions to import projects from the FRDM-K64F MCUXpresso SDK following the recommended way of working, or alternatively, go to <u>Section 5</u> for instructions to import projects from the CMake-based build system.

Supplementary material is provided in the appendices.

2 Hardware required

The EdgeLock SE05x works as an auxiliary security device attached to a host controller, communicating with through an I²C interface. To follow the instructions provided in this document, you need an EdgeLock SE05x development board and a FRDM-K64F MCU board, acting as a host controller.

EdgeLock SE05x development boards ordering details

The EdgeLock SE05x and EdgeLock A5000 product support packages are providing development boards for evaluating EdgeLock SE05x and EdgeLock A5000 features. Select the development board of the product you want to evaluate. <u>Table 1</u> details the ordering details of the EdgeLock SE05x and EdgeLock A5000 development boards.

Table 1. EdgeLock SE05x development boards.

Part number	12NC	Description	Picture
OM-SE050ARD-E	9354 332 66598	SE050E Arduino [®] compatible development kit	

AN12396

EdgeLock SE05x Quick start guide with FRDM-K64F

Table 1. EdgeLock SE05x development boards. ...continued

Part number	12NC	Description	Picture
OM-SE050ARD-F	9354 357 63598	SE050 Arduino® compatible development kit	
OM-SE050ARD	9353 832 82598	SE050F Arduino® compatible development kit	
OM-SE051ARD	9353 991 87598	SE051 Arduino® compatible development kit	
OM-A5000ARD	9354 243 19598	A5000 Arduino® compatible development kit	

Note: The pictures in this guide will show SE050E, but all boards in <u>Table 1</u> can be used as well with the same hardware configuration.

FRDM-K64F MCU board ordering details

Table 2 details the ordering details for the FRDM-K64F board.

Table 2. FRDM-K64F details

Part number	12NC	Content	Picture
FRDM-K64F	935326293598	Freedom development platform for Kinetis K64, K63 and K24 MCUs	

3 Boards setup

This section explains how to prepare the OM-SE050ARD-E boards and FRDM-K64F board to run the EdgeLock SE05x Plug & Trust middleware project examples. This consists of:

- 1. OM-SE050ARD-E jumper configuration.
- 2. OM-SE050ARD-E and FRDM-K64F board connection.

EdgeLock SE05x Quick start guide with FRDM-K64F

Note: If your FRDM-K64F board does not already contain the DAPLink firmware, you need to update the FRDM-K64F board as described in <u>Section 10</u>.

3.1 OM-SE050ARD-E jumper configuration

The OM-SE050ARD-E boards have jumpers that allow you to configure the I²C interface of EdgeLock SE05x secure elements via the Arduino header. Configure the jumper settings as shown in <u>Figure 1</u> to enable this option.

Note: For more information about the jumper settings, refer to <u>AN13539</u> OM-SE05xARD hardware overview.





Figure 1. Jumper configuration for FRDM-K64F

3.2 OM-SE05xARD and FRDM-K64F board connection


The OM-SE05xARD boards and FRDM-K64F board can be directly connected using the Arduino connectors. The OM-SE05xARD boards come with male connectors while the FRDM-K64F board comes with female headers.

Mount any OM-SE05xARD board on top of the FRDM-K64F as shown in Figure 2:



Double check that the two boards are connected as shown in Figure 3:

EdgeLock SE05x Quick start guide with FRDM-K64F



Note: Refer to Figure 1 for OM-SE05xARD jumper configuration.

4 Import project examples from FRDM-K64F SDK

This section explains how to run the example projects by importing them from the FRDM-K64F SDK. This option is the recommended one opposed to the <u>Section 5</u>, since it implies that the MCU projects are self-contained standard MCUxpresso projects with a better debug experience.

4.1 Prerequisites

The following steps are required to run a project imported from the MCUXpresso SDK:

- 1. MCUXpresso IDE. Check <u>Section 7</u> for detailed installation instructions
- 2. TeraTerm (or an equivalent serial application). You can download and run TeraTerm installer from this link.

4.2 Download FRDM-K64F SDK


The project examples are included as part of the FRDM-K64F SDK. First, download the FRDM-K64F SDK, publicly available from the <u>SE050 website</u>. This SDK is the recommended folder to work with, it contains the most updated files, the most complete list of project examples and guarantees the proper development of this guick start guide.

Note: The FRDM-K64F SDK you can download from MCUXpresso SDK Builder website may not include all the EdgeLock SE05x project examples or the latest version of them.


EdgeLock SE05x Quick start guide with FRDM-K64F

4.3 Install FRDM-K64F SDK

After downloading the FRDM-K64F SDK, we need to install it into our MCUXpresso workspace. To install the SDK, (1) drag and drop the FRDM-K64F SDK zip file in the *Installed SDKs* section in the bottom part of the MCUXpresso IDE and (2) click *OK* as shown in Figure 4:



If the SDK is successfully imported, you should see it listed in the *Installed SDK* window as shown in Figure 5:



4.4 Import project example in MCUXpresso

After importing the FRDM-K64F SDK in the MCUXpresso workspace, follow these instructions to import a project:

EdgeLock SE05x Quick start guide with FRDM-K64F

1. Click Import SDK example(s) in the MCUXpresso IDE quick start panel as shown in Figure 6




Figure 6. Import projects from SDK

EdgeLock SE05x Quick start guide with FRDM-K64F

The SDK import wizard will be opened. You should see a figure of an FRDM-K64F board with an orange label. Select the board and click *Next* button as shown in Figure 7:




Note: If there is not an SE05x orange label on top of the board image, MCUXpresso may be recognizing a board SDK with a higher version number, downloaded from MCUXpresso SDK Builder website. To access the most up-to-date and complete list of EdgeLock SE05xproject examples, first you need to uninstall the SDK currently installed, and then repeat the process indicated in Figure 4

3. Under the se_hostlib_examples drop down list, you have the list of supported project examples for the FRDM-K64F. Select the examples you would like to import in your MCUXpresso workspace and click *Finish* button as shown in <u>Figure 8</u>. For the


EdgeLock SE05x Quick start guide with FRDM-K64F

scope of this guide, you should select the $se05x_Minimal$ project as an example. The same process can be done with the rest of the examples.



EdgeLock SE05x Quick start guide with FRDM-K64F

4. The projects you selected should now be visible in your MCUXpresso workspace as shown in Figure 9:




i igure 3. imported projects in Mookpresso worksp

4.5 Build, run and debug project example


After importing project examples in the MCUXpresso workspace, follow these instructions to build, run and debug a project:

1. Attach a USB cable from the computer to the K64F OpenSDA debug USB connector as shown in <u>Figure 10</u>.




EdgeLock SE05x Quick start guide with FRDM-K64F

- 2. Launch and setup TeraTerm application as shown in Figure 11:
 - a. Click *Serial* option and select from the drop down list the COM port number assigned to your FRDM-K64F board
 - b. Go to Setup > Serial Port and configure the terminal to 115200 baud rate, 8 data bits, no parity and 1 stop bit and click OK.



- 3. **Note:** The default build configuration of the EdgeLock SE05x Plug & Trust middleware ≥ V04.02.0x generates code for the OM-SE050ARD-E development board. You need to adapt settings in the feature header file fsl_sss_ftr.h in case you are using a different EdgeLock secure element development board or a different secure element product IC. The settings are described in Section 4.6.
- 4. Go to the MCUXpresso Quickstart Panel and click Build button as shown in Figure 12. Wait a few seconds and check that the build process has finished successfully in the MCUXpresso console window.



EdgeLock SE05x Quick start guide with FRDM-K64F

5. Go to the MCUXpresso Quickstart Panel and click Debug button as shown in Figure 13. If there is more than one probe attached, you have to select the CMSIS-DAP debug probe from the list. Wait a few seconds until the project executes





Figure 13. Debug projects in MCUXpresso workspace

6. When it executes, it will automatically stop in a breakpoint. Click on Resume to allow the software to continue its execution as shown in Figure 14.



7. Once the program execution begins, logs are printed on the terminal application indicating the execution status. For the se05x Minimal project example, the logs

EdgeLock SE05x Quick start guide with FRDM-K64F

should indicate the available memory in the secure element (in this case, 20820) as can be seen in Figure 15:

```
COM44 - Tera Term VT
                                                                        X
File Edit Setup Control
     :INFO :PlugAndTrust_v04.01.00_20211217
App
      :INFO :atr (Len=35)
               01 A0 00 00
                                03 96 04 03
                                                E8 00 FE 02
                                                                0B 03 E8 00
                01 00 00 00
                                00 64 13 88
                                                0A 00 65 53
                                                                45 30 35 31
                00 00 00
      :INFO mem=32767
App
      :INFO :se05x Minimal Example Success !!!...
Арр
      :INFO :ex_sss Finished
App
Figure 15. TeraTerm logs - se05x Minimal project example
```

8. The same operation can be repeated with any of the other EdgeLock SE05x Plug & Trust middleware project examples.

4.6 Product specific build settings

The NXP Plug & Trust middleware supports the SE05x Secure Element, the A5000 Secure Authenticator, and the legacy A71CH products.

The Plug & Trust Middleware uses the feature file fsl_sss_ftr.h to select a dedicated EdgeLock product IC and the corresponding IoT applet or Authenticator application. The fsl sss ftr.h header file is located in the project source folder.


The SE050 product identification can be obtained as described in <u>AN12436</u> chapter 1 *Product Information*. <u>AN12973</u> describes the same procedure for the SE051 product family.

The fsl_sss_ftr.h header file includes several compilation options to select a dedicated product variant like: PTWM_Applet, PTMW_FIPS, PTMW_SE05X_Ver, PTMW SE05X Auth and PTMW SCP.

Select the desired value of the compilation option by setting exclusively the corresponding C-preprocessor define to 1 (enable). All other values for the same option (represented by C-preprocessor defines) must be set to 0.

Example: Assign the value SE050 E to the compilation option PTWM Applet.

EdgeLock SE05x Quick start guide with FRDM-K64F



The following tables show the required PTMW options to build the MCUXpresso SDK for a dedicated product variant. The SSSFTR_ SE05X_RSA option is used to optimize the memory footprint for product variants that do not support RSA.

Table 3. Feature file fsl sss ftr.h settings for SE050E product variants

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050E Dev. Board OM-SE050ARD-E	A921	SSS_ HAVE_	SSS_ HAVE_	SSS_ HAVE_	any option	SSS_ HAVE_	disabled
SE050E2	A921	APPLET_ SE05X_E	FIPS_ NONE	SE05X_ VER_ 07_02		SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	

AN12396

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved.

EdgeLock SE05x Quick start guide with FRDM-K64F

Table 4. Feature file fsl_sss_ftr.h settings for SE050F product variants

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050F Dev.Board OM-SE050ARD-F	A92A	SSS_ HAVE_	SSS_ HAVE_	SSS_ HAVE_	SSS_HAVE_SE05X_AUTH_ PLATFSCP03	SSS_ HAVE_	enabled
SE050F2	A92A	APPLET_ SE05X_C	FIPS_ SE050	SE05X_ VER_ 03_XX	or SSS_HAVE_SE05X_AUTH_ USERID_PLATFSCP03 or SSS_HAVE_SE05X_AUTH_ AESKEY_PLATFSCP03 or SSS_HAVE_SE05X_AUTH_ ECKEY_PLATFSCP03	SCP_ SCP03_ SSS	

Table 5. Feature file fsl_sss_ftr.h settings for SE050 Previous Generation product variants

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050A1	A204	sss_	sss_	sss_	any	sss_	disabled
SE050A2	A205	HAVE_ APPLET_ SE05X_A	HAVE_ FIPS_ NONE	HAVE_ SE05X_ VER_ 03_XX	option	HAVE_ SCP_NONE or SSS_ HAVE_ SCP_	
SE050B1	A202	SSS	SSS	SSS	any	SCP03_ SSS	enabled
SE050B2	A203	HAVE_ APPLET_ SE05X_B	HAVE_ FIPS_ NONE	_	option	HAVE_ SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	
SE050C1	A200	SSS_	sss_	SSS_	any	SSS_	enabled
SE050C2	A201	HAVE_	HAVE_	HAVE_	option	HAVE_	
SE050 Dev Board OM-SE050ARD	A1F4	APPLET_ SE05X_C	FIPS_ NONE	SE05X_ VER_ 03_XX		SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	

EdgeLock SE05x Quick start guide with FRDM-K64F

Table 5. Feature file fsl_sss_ftr.h settings for SE050 Previous Generation product variants...continued

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_
				Ver			RSA
SE050F2	A77E ^[1]	SSS_ HAVE_ APPLET_ SE05X_C	SSS_ HAVE_ FIPS_ SE050	SSS_ HAVE_ SE05X_ VER_ 03_XX	SSS_HAVE_SE05X_AUTH_ PLATFSCP03 or SSS_HAVE_SE05X_AUTH_ USERID_PLATFSCP03 or SSS_HAVE_SE05X_AUTH_	SSS_ HAVE_ SCP_ SCP03_ SSS	enabled
					AESKEY_PLATFSCP03 or SSS_HAVE_SE05X_AUTH_ ECKEY_PLATFSCP03		

^[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Table 6. Feature file fsl sss ftr.h settings for SE051 product variants

Variant	OEF ID	PTMW_ Applet			PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE051A2	A920	SSS_ HAVE_ APPLET_ SE05X_A	SSS_ HAVE_ FIPS_ NONE	SSS_ HAVE_ SE05X_ VER_ 07_02	any option	SSS_ HAVE_ SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	disabled
SE051C2	A8FA	SSS_ HAVE_ APPLET_ SE05X_C	SSS_ HAVE_ FIPS_ NONE	SSS_ HAVE_ SE05X_ VER_ 07_02	any option	SSS_ HAVE_ SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	enabled
SE051W2	A739	SSS_ HAVE_ APPLET_ SE05X_C	SSS_ HAVE_ FIPS_ NONE	SSS_ HAVE_ SE05X_ VER_ 07_02	any option	SSS_ HAVE_ SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	enabled

EdgeLock SE05x Quick start guide with FRDM-K64F

Table 6. Feature file fsl_sss_ftr.h settings for SE051 product variants...continued

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE051A2	A565	SSS_ HAVE_ APPLET_ SE05X_A	SSS_ HAVE_ FIPS_ NONE	SSS_ HAVE_ SE05X_ VER_ 06_00	any option	SSS_ HAVE_ SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	disabled
SE051C2	A564	SSS_ HAVE_ APPLET_ SE05X_C	SSS_ HAVE_ FIPS_ NONE	SSS_ HAVE_ SE05X_ VER_ 06_00 _VER_ 06_00	any option	SSS_ HAVE_ SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	enabled

Table 7. Feature file fsl_sss_ftr.h settings for A5000 product variants

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Applet	FIPS	SE05X		SCP	SE05X_
				Ver			RSA
OM-A5000ARD	A736	SSS_	sss_	sss_	any	sss_	disabled
A5000	A736	HAVE_	HAVE_	HAVE_	option	HAVE_	
710000		APPLET_	FIPS_	SE05X		SCP_NONE	
		AUTH	NONE	VER_		or	
				07_02		sss_	
						HAVE_	
						SCP_	
						SCP03_	
						SSS	

4.6.1 Example: SE050E build settings

The following images show the configuration for the SE050E development board OMSE05ARD-E according to $\underline{\text{Table 3}}$.

1. Select the Applet variant SE050E.

EdgeLock SE05x Quick start guide with FRDM-K64F

```
FRDM_K64 - _____se05x_Minimal/source/fsl_sss_ftr.h - MCUXpresso IDE
File Edit Source Refactor Navigate Search Project ConfigTools Run RTOS Analysis Window Help

        □ ▼ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □ □
        □
        □ □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □
        □


🊹 P 🛱 🚻 R 💠 F 🚼 P 🗀 庙 fsl_sss_ftr.h 🌣
        □ ⑤ ♂ □ ★ ⑤ | ■ ▼ 8 19
                                                 20⊖/** PTMW_Applet : The Secure Element Applet
> Project Settings
                                                 21
   > 🛍 Includes
                                                 22 * You can compile host library for different Applets listed below.
    > 🕮 CMSIS
                                                       * Please note, some of these Applets may be for NXP Internal use only.
   > 🕮 board
                                                 24 */
   > 🐸 component
                                                 25
    > 🕮 device
                                                 26 /** Compiling without any Applet Support */
   > 🕮 drivers
                                                 27 #define SSS_HAVE_APPLET_NONE 0
   > 🕮 mbedtls
                                                 28
    > 🕮 mmcau
                                                 29 /** A71CH (ECC) */
   > 🕮 se hostlib
                                                 30 #define SSS_HAVE_APPLET_A71CH 0
      😕 source
                                                 31
     > h fsl_sss_ftr.h
                                                 32 /** A71CL (RSA) */
         c se05x Minimal.c
                                                 33 #define SSS_HAVE_APPLET_A71CL 0
      > @ semihost_hardfault.c
                                                 34
    > 🕮 startup
                                                 35 /** Similar to Δ71CH */
   > 🕮 utilities
                                                 36 #define SSS_HAVE_APPLET_A71CH_SIM 0
    > 📂 doc
                                                 38 /** SE050 Type A (ECC)
                                                 39 #define SSS_HAVE_APPLET_SE05X_A 0
                                                 40
                                                 41 /** SE050 Type B (RSA) */
                                                 42 #define SSS_HAVE_APPLET_SE05X_B 0
                                                 43
                                                 44 /** SE050 (Super set of A + B) */
                                             45 #define SSS_HAVE_APPLET_SE05X_C 0
                                                 46
                                                 47 /** SE050 (Similar to A71CL) */
                                                 48 #define SSS_HAVE_APPLET_SE05X_L 0
                                                 19
                                                 50 /** SE051UWB (Similar to SE05x) */
                                                 51 #define SSS_HAVE_APPLET_SE051_UWB 0
                                                 53 /** SE051 with SPAKE Support *
                                                 54 #define SSS_HAVE_APPLET_SE051_H 0
                                                 55
                                                 56 /** AUTH */
                                                       #define SSS_HAVE_APPLET_AUTH 0
                                                 58
                                                 59
                                                             SE050E *
                                                 60 #define SSS HAVE APPLET SE050 E 1
Figure 17. Feature file fsl sss ftr.h - PTMW Applet
```

2. Select FIPS none.

```
SE050E_ ______se05x_Minimal/source/fsl_sss_ftr.h - MCUXpresso IDE
File Edit Source Refactor Navigate Search Project ConfigTools Run RTOS Analysis Window Help
🊹 P 🛭 👭 R 🐎 F 🚼 P 🗀 🛅 fsl_sss_ftr.h 🏖
     □ 🔄 🎖 | 🖶 🍫 | 🔳 🕶 🖇 252⊖ /** PTMW_FIPS : Enable or disable FIPS
                            253 *
254 * This selection mostly impacts tests, and generally not the actual Middleware
✓ 🚰 se05x_Minimal < Debug>
  > Project Settings
  > 🐉 Binaries
  > 🔊 Includes
  > 🕮 CMSIS
                                 /** NO FIPS */
                            257
                            258 #define SSS_HAVE_FIPS_NONE 1
  > 🕮 board
  > 29 component
                            260 /** SE050 IC FIPS *
                            261 #define SSS_HAVE_FIPS_SE050 0
  > 🕮 drivers
                            262
  > 🎮 mbedtls
                            263 /** FIPS 140-2 */
                            264 #define SSS_HAVE_FIPS_140_2 0
  > 🕮 se_hostlib
                            265
   > h fsl_sss_ftr.h
                            266 /** FIPS 140-3 */
                            267 #define SSS_HAVE_FIPS_140_3 0
     c se05x Minimal.c
Figure 18. Feature file fsl_sss_ftr.h - Option PTMW_FIPS
```

EdgeLock SE05x Quick start guide with FRDM-K64F

3. Select Applet version 7.02.



- 4. In this example we use plain communication. Plain communication for the example execution is enabled by selecting the following options:
- Set the #define SSS_HAVE_SE05X_AUTH_NONE option to 1 and disable all other options be setting the flags to 0.
- Set the #define SSS_HAVE_SCP_NONE option to 1 and disable all other options be setting the flags to 0.

How to enable Platform SCP is described in Section 6.3.

EdgeLock SE05x Quick start guide with FRDM-K64F

```
SE050E se05x Minimal/source/fsl sss ftr.h - MCUXpresso IDE
File Edit Source Refactor Navigate Search Project ConfigTools Run RTOS Analysis Window Help
P 🕾 🔐 R 🏇 F 🚼 P 🗀 🕩 fsl_sss_ftr.h 🕾
        | 3180 /** PTMW_SE05X_Auth : SE050 Authentication | 3180 /** PTMW_SE05X_Auth : SE050 Authentication | 3180 /** PTMW_SE05X_Auth : SE050 Authentication | 319 * 320 * This settings is used by examples to connect using various options | 320 * to authenticate with the Applet.
✓ 🕞 ____se05x_Minimal < Debug>
   > Project Settings
                                             * to authenticate with the Applet.

* The SEBSX_Auth options can be changed for KSDK Demos and Examples.

* To change SEBSX_Auth option follow below steps.

* Set flag ``SSS_HAVE_SCP_SCP03_SSS`` to 1 and Reset flag ``SSS_HAVE_SCP_NONE`` to 0.

* To change SEBSX_Auth option other than ``None`` and ``PlatfSCP03``,

* execute seBSx_Delete_and_test_provision.exe in order to provision the Authentication Key.

* To change SEBSX_Auth option to ``ECKey.'` or ``ECKey_PlatfSCP03``,


* Set additional flag ``SSS_HAVE_HOSTCRYPTO_ANY`` to 1.

** Authentication September 1.
    > W. Binaries
   > 👸 Includes
   > 🕮 CMSIS
    > 🕮 board
   > 🐸 component
    > @ device
   > 1 mbedtls
    > 🔑 se_hostlib
                                              330
                                              331 /** Use the default session (i.e. session less) login */
332 #define SSS_HAVE_SE05X_AUTH_NONE 1
   > in fsl_sss_ftr.h
> ic se05x_Minimal.c
                                              333 /** Do User Authentication with UserID */
      > 🗟 semihost_hardfault.c
                                              335 #define SSS_HAVE_SE05X_AUTH_USERID 0
   > 🕮 utilities
                                              337 /** Use Platform SCP for connection to SE */
    > 🗁 Debug
                                              338 #define SSS_HAVE_SE05X_AUTH_PLATFSCP03 0
   > 🗁 doc
                                              340⊖ /** Do User Authentication with AES Key
                                              341 * Earlier this was called AppletSCP0
342 #define SSS_HAVE_SE05X_AUTH_AESKEY 0
                                              344@ /** Do User Authentication with EC Key
                                              345
                                                       * Earlier this was called FastSCP *.
                                              346 #define SSS_HAVE_SE05X_AUTH_ECKEY 0
                                              348 /** UserTD and PlatfSCP03 */
                                              349 #define SSS_HAVE_SE05X_AUTH_USERID_PLATFSCP03 0
                                              350
                                                    /** AFSKey and PlatfSCP03 *
                                              352 #define SSS_HAVE_SE05X_AUTH_AESKEY_PLATFSCP03 0
                                              353
                                              354 /** ECKey and PlatfSCP03 */
355 #define SSS_HAVE_SE05X_AUTH_ECKEY_PLATFSCP03 0
Figure 20. Feature file fsl_sss_ftr.h - Option PTMW_AUTH - Plain communication
```

```
区 SE050E_ _____se05x_Minimal/source/fsl_sss_ftr.h - MCUXpresso IDE
File Edit Source Refactor Navigate Search Project ConfigTools Run RTOS Analysis Window Help
💸 🥶 💽 🕶 🗘 🕶 💠 🗱 🐙 🕬 🖟 👰 🔞 🔞 🔕 🔕 🙉 👜 🛍 🐠 🌠 😸 🗷 🖟 🖎 🖟 🛍 🐨 🐿 🖎 🖎 🖎 🖟 🖎 🖟 🖎
2190 /** PTMW_SCP : Secure Channel Protocol
220 *
                             221 * In case we enable secure channel to Secure Element, which interface to be used.
  > includes
> CMSIS
  > 😂 component
> 😩 device
  > 🕮 board
                            225 #define SSS_HAVE_SCP_NONE 1
                            226
227 /** Use SSS Layer for SCP. Used for SE050 family. */
228 #define SSS_HAVE_SCP_SCP03_SSS 0
  > 🕮 drivers
   > 🕮 mbedtls
                             229 /** Use Host <u>Crypto</u> Layer for SCP03. Legacy implementation. Used for older demos of A71CH Family. */
231 #define SSS_HAVE_SCP_SCP03_HOSTCRYPTO 0
   > 🕮 se_hostlib
   > h fsl_sss_ftr.h
> c se05x_Minimal.c
                            233 #if (( 0
234 + SSS_HAVE_SCP_NONE
    > lc semihost hardfault.c
Figure 21. Feature file fsl_sss_ftr.h - Option PTMW_SCP - Plain communication
```

5. To reduce the EdgeLock SE05x Plug & Trust middleware memory footprint we disable RSA for the SE050E product variant.

EdgeLock SE05x Quick start guide with FRDM-K64F



5 Import project examples from CMake-based build system

This section explains how to run example projects using the CMake-based build system. Although this offers the possibility to quickly build the same example code for multiple platforms, the debug experience may be affected by MCUxpresso not being able to make use of the defines chosen in CMAKE.

5.1 Prerequisites

The following tools are required to run projects generated from the CMake-based build system:

- 1. MCUXpresso IDE. Check <u>Section 7</u> for detailed installation instructions.
- 2. CMake. Check Section 8 for detailed installation instructions.
- Python ≥ 3.7.x and ≤ 3.9.x 32-bit version. Check <u>Section 9</u> for detailed installation instructions.
- 4. TeraTerm (or an equivalent serial application). You can download and run TeraTerm installer from this <u>link</u>.

5.2 Download EdgeLock SE05x Plug & Trust middleware

Follow these steps to download the EdgeLock SE05x Plug & Trust middleware in your local machine:

1. Download EdgeLock SE05x Plug & Trust middleware from the NXP website


AN12396

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2022. All rights reserved.

EdgeLock SE05x Quick start guide with FRDM-K64F

2. Create a folder called **se05x_middleware** in C: directory as shown in Figure 23:



3. Unzip the EdgeLock SE05x Plug & Trust middleware inside the *se05x_middleware* folder. After unzipping, you will see a folder called *simw-top* created. The contents of the *simw-top* directory should look as they appear in Figure 24:



Note: It is recommended to keep $se05x_middleware$ with the **shortest** path possible and **without spaces** in it. This avoids some issues that could appear when building the middleware if the path contains spaces.

EdgeLock SE05x Quick start guide with FRDM-K64F

5.3 Build EdgeLock SE05x Plug & Trust middleware project examples

The EdgeLock SE05x Plug & Trust middleware uses CMake for building the project examples into your local machine. To build EdgeLock SE05x Plug & Trust middleware, open a Command Prompt and use the following steps as shown in Figure 25:

- 1. Go to the folder where you unzipped the SE05x middleware:
 - (1) Send >> cd C:\se05x middleware\simw-top\scripts
- 2. Define the environment:
 - (2) Send >> env setup.bat
- 3. Generate the EdgeLock SE05x Plug & Trust middleware project examples:
 - (3) Send >> create cmake projects.py

Note: This command may take a few seconds to complete.




Figure 25. Generate EdgeLock SE05x Plug & Trust middleware project examples

Depending on your PC installation you may need to update the application file locations within the <code>env setup.bat</code> file.

4. Your project directory should now contain two folders: a (1) simw-top folder and a (2) simw-top_build folder as shown in Figure 26:



5.4 Import PlugAndTrustMW project example in MCUXpresso workspace

After generating the projects in your local machine using the create_cmake_projects.py script, we need to import the *PlugAndTrustMW* project example in our MCUXpresso workspace. Follow these steps to import a project:


AN12396

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2022. All rights reserved.

EdgeLock SE05x Quick start guide with FRDM-K64F

Go to File → Import using the top bar menu as shown in Figure 27.
 Note: In this case, do not use the MCUXpresso Quickstart Panel to import project.



2. In the import wizard menu, select import "Existing Projects into Workspace" from the General folder as shown in Figure 28:



3. First, we need to import EdgeLock SE05x Plug & Trust middleware project in MCUXpresso. For that, in the *Select root directory* option, browse to *C:*

EdgeLock SE05x Quick start guide with FRDM-K64F

\se05x_middleware\simw-top_build or browse the location of your EdgeLock SE05x Plug & Trust middleware directory and click Select folder as shown in Figure 29:





Figure 29. Select EdgeLock SE05x Plug & Trust middleware build folder

4. After selecting C:\se05x_middleware\simw-top_build folder, a project called PlugAndTrustMW-Debug@simw-top-eclipse_arm should be visible in the "projects" area. Select it and then click on the Finish button to import this project into your workspace as shown in Figure 30:



EdgeLock SE05x Quick start guide with FRDM-K64F

5. The *PlugAndTrustMW* project should now be imported in your workspace as shown in Figure 31:





Figure 31. EdgeLock SE05x Plug & Trust middleware imported in workspace

5.5 Import *cmake_projects_frdm64f* project example in MCUXpresso workspace


After importing the *PlugAndTrustMW* project example in MCUXpresso, we need to import the *cmake_projects_frdm64f* project example. Follow these steps:

EdgeLock SE05x Quick start guide with FRDM-K64F

Go to File → Import using the top bar menu as shown in Figure 27.
 Note: In this case, do not use the MCUXpresso Quickstart Panel to import project.



2. In the import wizard menu, select import "Existing Projects into Workspace" from the General folder as shown in Figure 33:



EdgeLock SE05x Quick start guide with FRDM-K64F

3. In the Select root directory option, browse to C:\se05x_middleware\simw-top \projects or browse the location of your FRDM-K64F projects directory. Choose the cmake projects frdm64f project and click Select folder as shown in Figure 34:






Figure 34. Select FRDM-K64F projects folder

4. After selecting C:\se05x middleware\simw-top\projects folder, the cmake projects frdm64f project should be visible in the Projects area. Click Finish button to import this project into your workspace as shown in Figure 35:



EdgeLock SE05x Quick start guide with FRDM-K64F

5. Both The *PlugAndTrustMW* and *cmake_projects_frdm64f* projects should now be imported in your workspace as shown in <u>Figure 36</u>:



rigure 36. FRDM-K64F imported in workspace

The two projects need to be imported in the same MCUXpresso workspace. The <code>cmake_project_frdmk64f</code> project is used to compile the binary file and debug the solution while the <code>PlugAndTrustMW-Debug@simw-top-eclipse_arm</code> project contains the source files.

Note: In order to be able to set breakpoints within the source code upfront, you need to navigate through the PlugAndTrustMW-Debug@simw-top-eclipse_arm project files to set the breakpoints. For instance, navigating to PlugAndTrustMW-Debug@simw-top-eclipse_arm/[Source directory]/demos/se05x/se05x_Minimal directory, we can add the desired breakpoints in the project execution of the se05x Minimal.c project example.

6. Continue to Section 5.6 for instructions about how to execute the project examples.

5.6 Run EdgeLock SE05x Plug & Trust middleware examples

This section explains how to list, edit and execute project examples using the CMake build system. It includes the following sections:

- List the EdgeLock SE05x Plug & Trust middleware examples.
- Edit EdgeLock SE05x Plug & Trust middleware example CMake options.
- Execute one EdgeLock SE05x Plug & Trust middleware example.

5.6.1 List the EdgeLock SE05x Plug & Trust middleware examples

The EdgeLock SE05x Plug & Trust middleware comes with several examples used to verify atomic EdgeLock SE05x security IC features. To get the list of examples, follow these steps:

1. Select the *cmake_project_frdmk64f* project example and click on the arrow on the "hammer" icon in the top bar menu of the MCUXpresso.

AN12396

EdgeLock SE05x Quick start guide with FRDM-K64F

- 2. Select 3 help (Print help) option. Wait a few seconds until the operation is completed.
- 3. The MCUXpresso console will display the list of EdgeLock SE05x Plug & Trust middleware examples which can be compiled with the currently chosen CMake settings (see Figure 37).




Figure 37. EdgeLock SE05x Plug & Trust middleware examples

5.6.2 Edit EdgeLock SE05x Plug & Trust middleware example CMake options.

The EdgeLock SE05x Plug & Trust middleware is delivered with the CMake files that include the set of directives and instructions describing the project's source files and targets. In addition, it includes the CMake configuration files used to enable or disable several features, portability and setting flags to generate the build files for your platform and native build environment.

Note: The default build configuration of the EdgeLock SE05x Plug & Trust middleware ≥ V04.02.0x generates code for the OM-SE050ARD-E development board. You need to adapt the CMake settings in case you are using a different EdgeLock secure element development board or a different secure element product IC. The settings are described in Section 5.7.

To edit the CMake options, follow these steps:

- 1. Click on the arrow on the "hammer" icon in the top bar menu of the MCUXpresso.
- 2. Select 2 edit_cache (Edit CMake Cache).

EdgeLock SE05x Quick start guide with FRDM-K64F

3. The CMake GUI window will open in your screen as shown in Figure 38. Using this GUI, you can change the CMake options (if needed).

Note: In case you want to change any of the default pre-selected CMake options, you need to click on Configure and Generate buttons before closing the CMake window.




Figure 38. Configure CMake options of EdgeLock SE05x Plug & Trust middleware examples.

5.6.3 Build and run a EdgeLock SE05x Plug & Trust middleware project example


This section explains how to build and run the EdgeLock SE05x Plug & Trust middleware example called $se05x_Minimal$. The $se05x_Minimal$ project outputs the memory left in EdgeLock SE05x security IC.

Note: The execution of the $se05x_Minimal$ project is shown as an example. The steps detailed in this section can be replicated to run any other example included as part of the EdgeLock SE05x Plug & Trust middleware.


To execute the se05x Minimal project example, follow these steps:

EdgeLock SE05x Quick start guide with FRDM-K64F

1. Attach a USB cable from the computer to the K64F OpenSDA debug USB connector as shown in Figure 39.



2. Open TeraTerm. Click **Serial** option and select from the drop down list the COM port number assigned to your FRDM-K64F. Then go to Setup > Serial Port and configure the terminal to 115200 baud rate, 8 data bits, no parity and 1 stop bit and click OK as shown in Figure 40:



EdgeLock SE05x Quick start guide with FRDM-K64F

- 3. Select the se05x_Minimal as the project to be executed. For that, follow the steps shown in Figure 41:
 - a. In the Project Explorer window, go to **Debug** folder and open the **Makefile** file (under cmake project frdmk64f).
 - b. The **BUILD_TARGET** contains the name of the project to be executed. Write se05x Minimal in the **BUILD_TARGET** variable
 - c. Click on the arrow on the "hammer" icon in the top bar menu of the MCUXpresso.
 - d. Select **1 Debug (Debug build)**. Wait a few seconds until the build operation completes.




Figure 41. Debug EdgeLock SE05x Plug & Trust middleware se05x_minimal project example

EdgeLock SE05x Quick start guide with FRDM-K64F

4. Go to the MCUXpresso Quickstart Panel and click *Debug* button as shown in Figure 42. If there is more than one probe attached, you have to select the CMSIS-DAP debug probe from the list. Wait a few seconds until the project executes:





Figure 42. Debug se05x minimal project example

5. When it executes, it will automatically stop in a breakpoint. Click on *Resume* to allow the software to continue its execution as shown in Figure 43.



AN12396

EdgeLock SE05x Quick start guide with FRDM-K64F

6. The project example should now be running into your FRDM-K64F. If it is running successfully, the TeraTerm logs should indicate the available memory in the secure element (in this case, 20820) as can be seen in <u>Figure 44</u>.

```
COM44 - Tera Term VT
File Edit Setup Control
     :INFO :PlugAndTrust_v04.01.00_20211217
App
      :INFO :atr (Len=35)
SSS
                01 A0 00 00
                                03 96 04 03
                                                 E8 00 FE 02
                                                                  0B 03 E8 00
                01 00 00 00
                                00 64 13 88
                                                 0A 00 65 53
                                                                 45 30 35 31
                00 00 00
      :INFO mem=32767
App
      :INFO :se05x_Minimal Example Success !!!...
App
App
      :INFO :ex sss Finished
Figure 44. TeraTerm logs - se05x minimal project example
```

7. The same operation can be repeated with any of the other EdgeLock SE05x Plug & Trust middleware project examples.

5.7 Product specific CMake build settings

The NXP Plug & Trust middleware supports the SE05x Secure Elements, the A5000 Secure Authenticator, and the legacy A71CH products.

The EdgeLock Plug & Trust middleware is delivered with CMake files that include the set of directives and instructions describing the project's source files and the build targets. The CMake files are used to select a dedicated EdgeLock product IC and the corresponding IoT applet or Authenticator application.

The SE050 product identification can be obtained as described in <u>AN12436</u> chapter 1 *Product Information*. <u>AN12973</u> describes the same procedure for the SE051 product family.

The following tables show the required PTMW CMake options to build a dedicated product variant. The ${\tt SSSFTR__SE05X_RSA}$ CMake option is used to optimize the memory footprint for product variants that do not support RSA.

Table 8. CMake Settings for SE050E product variants

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050E Dev. Board OM-SE050ARD-E	A921	SE05X_E	None	07_02	any option	None or	disabled
SE050E2	A921					SCP03_ SSS	

EdgeLock SE05x Quick start guide with FRDM-K64F

Table 9. CMake Settings for SE050F product variants

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Applet	FIPS	SE05X_ Ver		SCP	SE05X_ RSA
SE050F Dev.Board OM-SE050ARD-F	A92A	SE05X_C	SE050	03_XX	PlatfSCP03	SCP03_ SSS	enabled
SE050F2	A92A				UserID_PlatfSCP03 or		
					AESKey_PlatfSCP03 or		
					ECKey_PlatfSCP03		

Table 10. CMake Settings for SE050 Previous Generation product variants

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Applet	FIPS	SE05X_ Ver		SCP	SE05X_ RSA
SE050A1	A204	SE05X_A	None	03_XX	any	None	disabled
SE050A2	A205				option	or SCP03_ SSS	
SE050B1	A202	SE05X_B	None	03_XX	any	None	enabled
SE050B2	A203				option	or SCP03_ SSS	
SE050C1	A200	SE05X_C	None	03_XX	any	None	enabled
SE050C2	A201				option	or	
SE050 Dev Board OM-SE050ARD	A1F4					SCP03_ SSS	
SE050F2	A77E ^[1]	SE05X_C	SE050	03_XX	PlatfSCP03 or UserID_PlatfSCP03 or AESKey_PlatfSCP03 or ECKey PlatfSCP03	SCP03_ SSS	enabled

^[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Table 11. CMake Settings for SE051 product variants

Variant	OEF ID	PTMW_ Applet	_	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE051A2	A920	SE05X_A	None	07_02	any	None	disabled
					option	or	
						SCP03_	
						SSS	

EdgeLock SE05x Quick start guide with FRDM-K64F

Table 11. CMake Settings for SE051 product variants...continued

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE051C2	A8FA	SE05X_C	None	07_02	any option	None or SCP03_ SSS	enabled
SE051W2	A739	SE05X_C	None	07_02	any option	None or SCP03_ SSS or SCP03_ SSS	enabled
SE051A2	A565	SE05X_A	None	06_00	any option	None or SCP03_ SSS	disabled
SE051C2	A564	SE05X_C	None	06_00	any option	None or SCP03_ SSS	enabled

Table 12. CMake Settings for A5000 product variants

Variant	OEF	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
OM-A5000ARD	A736	AUTH	None	07_02	any	None	disabled
A5000	A736				option	or	
						SCP03_ SSS	

5.7.1 Example: SE050E CMake build settings

The following images show the configuration for the SE050E development board OM-SE05ARD-E according to <u>Table 8</u>.

- Select SE05X E for the CMake option PTWM_Applet.
- Select None for the CMake option PTWM FIPS.
- Select 07 02 for the CMake option PTWM SE05X Ver.
- Disable the CMake option SSSFTR SE05X RSA.

In this example we use plain communication. Plain communication for the example execution is enabled by selecting the following options:

- Select None for the CMake option PTMW_SE05X_Auth.
- Select None for the CMake option PTMW SCP.

How to enable Platform SCP is described in Section 6.

AN12396

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved.

EdgeLock SE05x Quick start guide with FRDM-K64F




Figure 45. SE050E CMake Settings - Plain communication

6 Binding EdgeLock SE05x to a host using Platform SCP

Binding is a process to establish a pairing between the IoT device host MPU/MCU and EdgeLock SE05x, so that only the paired MPU/MCU is able to use the services offered by the corresponding EdgeLock SE05x and vice versa.

EdgeLock SE05x Quick start guide with FRDM-K64F

A mutually authenticated, encrypted channel will ensure that both parties are indeed communicating with the intended recipients and that local communication is protected against local attacks, including man-in-the-middle attacks aimed at intercepting the communication between the MPU/MCU and the EdgeLock SE05x and physical tampering attacks aimed at replacing the host MPU/MCU or EdgeLock SE05x.

EdgeLock SE05x natively supports Global Platform Secure Channel Protocol 03 (SCP03) for this purpose. PlatformSCP uses SCP03 and can be enabled to be mandatory.

This chapter describes the required steps to enable Platform SCP in the middleware for EdgeLock SE05x.

The following topics are discussed:

- Section 6.1 Introduction to the Global Platform Secure Channel Protocol 03 (SCP03)
- Section 6.2 How to configure the Platform SCP keys in the FRDM-K64F MCUXpresso SDK
- Section 6.3 How to enable Platform SCP in the FRDM-K64F MCUXpresso SDK
- Section 6.4 How to configure the Platform SCP keys in CMake-based build system
- Section 6.5 How to enable Platform SCP in the CMake-based build system

6.1 Introduction to the Global Platform Secure Channel Protocol 03 (SCP03)

The Secure Channel Protocol SCP03 authenticates and protects locally the bidirectional communication between host and EdgeLock SE05x against eavesdropping on the physical I2C interface.

EdgeLock SE05x can be bound to the host by injecting in both the host and EdgeLock SE05x the same unique SCP03 AES key-set and by enabling the Platform SCP feature in the EdgeLock SE05x Plug & Trust middleware. The <u>AN12662</u> *Binding a host device to EdgeLock SE05x* describes in detail the concept of secure binding.

SCP03 is defined in Global Platform Secure Channel Protocol '03' - Amendment D v1.2 specification.

SCP03 can provide the following three security goals:

Mutual authentication (MA)

 Mutual authentication is achieved through the process of initiating a Secure Channel and provides assurance to both the host and the EdgeLock SE05x entity that they are communicating with an authenticated entity.

Message Integrity

 The Command- and Response-MAC are generated by applying the CMAC according NIST SP 800-38B.

Confidentiality

 The message data field is encrypted across the entire data field of the command message to be transmitted to the EdgeLock SE05x, and across the response transmitted from the EdgeLock SE05x.

The SCP03 secure channel is set up via the EdgeLock SE05x Java Card OS Manager using the standard ISO7816-4 secure channel APDUs.

The establishment of an SCP03 channel requires three static 128-bit AES keys shared between the two communicating parties: Key-ENC, Key-MAC and Key-DEK. These keys

AN12396

EdgeLock SE05x Quick start guide with FRDM-K64F

are stored in the Java Card Secondary Security Domain (SSD) and not in the secure authenticator applet.

 ${\tt Key-ENC}$ and ${\tt Key-MAC}$ keys are used during the SCP03 channel establishment to generate the session keys. Session Keys are generated to ensure that a different set of keys are used for each Secure Channel Session to prevent replay attacks.

<code>Key-ENC</code> is used to derive the session key <code>S-ENC</code>. The <code>S-ENC</code> key is used for encryption/decryption of the exchanged data. The session keys <code>S-MAC</code> and <code>R-MAC</code> are derived from <code>Key-MAC</code> and used to generate/verify the integrity of the exchanged data (C-APDU and R-APDU).

Key-DEK key is used to encrypt new SCP03 keys in case they get updated.

Table 13. Static SCP03 keys

Key	Description	Usage	Key Type
Key-ENC	Static Secure Channel Encryption Key	Generate session key for Decryption/ Encryption (AES)	AES 128
Key-MAC	Static Secure Channel Message Authentication Code Key	Generate session key for Secure Channel authentication and Secure Channel MAC Verification/Generation (AES)	AES 128
Key-DEK	Data Encryption Key	Sensitive Data Decryption (AES)	AES 128


The session key generation is performed by the EdgeLock SE05x Plug & Trust middleware host crypto.


Table 14. SCP03 session keys

Key	Description	Usage	Key Type
S-ENC	Session Secure Channel Encryption Key	Used for data confidentiality	AES 128
S-MAC	Secure Channel Message Authentication Code Key for Command	Used for data and protocol integrity	AES 128
S-RMAC	Secure Channel Message Authentication Code Key for Response	User for data and protocol integrity	AES 128

Note: For further details please refer to Global Platform Secure Channel Protocol '03' - Amendment D v1.2.

EdgeLock SE05x Quick start guide with FRDM-K64F





6.2 How to configure the Platform SCP keys in the FRDM-K64F MCUXpresso SDK


The product specific initial Platform SCP key values are described for the EdgeLock SE050 product variants in <u>AN12436</u> and for the EdgeLock SE051 variants in <u>AN12973</u>.

The EdgeLock SE05x Plug & Trust middleware header file <code>ex_sss_tp_scp03_keys.h</code> contains the initial values of all EdgeLock SE050, EdgeLock SE051, A5000 and A71CH product variants.

The ex sss tp scp03 keys.h header file can be found in the following location:

.\se_hostlib\sss\ex\inc\


EdgeLock SE05x Quick start guide with FRDM-K64F



The fsl_sss_ftr.h header file inlcudes compilation options to select one of the predefined initial Platform SCP keys.

Select the desired value of the compilation option by setting exclusively the corresponding C-preprocessor define $SSS_PFSCP_ENABLE_xx$ to 1 (enable). All other values for the same option (represented by C-preprocessor defines $SSS_PFSCP_ENABLE_xx$) must be set to 0.

EdgeLock SE05x Quick start guide with FRDM-K64F



The following tables contains the the Platform SCP key header file define to be set to 1 (enable) for the different secure element and secure authenticator product variants.

Table 15. Platform SCP key define prefix for SE050E product variants

	· · · · · · · · · · · · · · · · · · ·				
Variant	OEF ID	Platform SCP key define to be set to '1'			
SE050E Dev. Board OM-SE050ARD-E	A921	SSS_PFSCP_ENABLE_SE050E_0001A921			
SE050E2	A921	SSS_PFSCP_ENABLE_SE050E_0001A921			

Table 16. Platform SCP key define prefix for SE050F product variants

The state of the s				
Variant	OEF ID	Platform SCP key define to be set to '1'		
SE050F Dev.Board OM-SE050ARD-F	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A		
SE050F2	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A		

Table 17. Platform SCP key define prefix for SE050 Previous Generation product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050A1	A204	SSS_PFSCP_ENABLE_SE050A1
SE050A2	A205	SSS_PFSCP_ENABLE_SE050A2
SE050B1	A202	SSS_PFSCP_ENABLE_SE050B1
SE050B2	A203	SSS_PFSCP_ENABLE_SE050B2
SE050C1	A200	SSS_PFSCP_ENABLE_SE050C1
SE050C2	A201	SSS_PFSCP_ENABLE_SE050C2

AN12396

EdgeLock SE05x Quick start guide with FRDM-K64F

Table 17. Platform SCP key define prefix for SE050 Previous Generation product variants...continued

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050 Dev Board	A1F4	SSS_PFSCP_ENABLE_SE050_DEVKIT
OM-SE050ARD		
SE050F2	A77E ^[1]	SSS_PFSCP_ENABLE_SE050F2

^[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Table 18. Platform SCP key define prefix for SE051 product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
SE051A2	A920	SSS_PFSCP_ENABLE_SE051A_0001A920
SE051C2	A8FA	SSS_PFSCP_ENABLE_SE051C_0005A8FA
SE051W2	A739	SSS_PFSCP_ENABLE_SE051W_0005A739
SE051A2	A565	SSS_PFSCP_ENABLE_SE051A2
SE051C2	A564	SSS_PFSCP_ENABLE_SE051C2

Table 19. Platform SCP key define prefix for A5000 product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
A5000 Dev. Board OM-A5000ARD	A736	SSS_PFSCP_ENABLE_A5000_0004A736
A5000	A736	SSS_PFSCP_ENABLE_A5000_0004A736

In the next step it is necessary to enable Platfrom SCP in the EdgeLock SE05x Plug & Trust middleware. <u>Section 6.3</u> describes how to enable Platform SCP in the <u>Binding EdgeLock SE050</u> to a host MCU/MPU using Platform SCP.

6.3 How to enable Platform SCP in the FRDM-K64F MCUXpresso SDK

To enable Platform SCP is required to rebuild the SDK with the following options:

- Set exclusively the C-preprocessor define SSS_HAVE_SE05X_AUTH_PLATFSCP03 to 1 to configure PTMW_SE05X_Auth.
- Set exclusively the C-preprocessor define SSS_HAVE_SCP_SCP03_SSS to 1 to configure PTMW SCP.

EdgeLock SE05x Quick start guide with FRDM-K64F

```
se05x_Minimal/source/fsl_sss_ftr.h - MCUXpresso IDE
 File Edit Source Refactor Navigate Search Project ConfigTools Run RTOS Analysis Window Help
 8 : 5 : 3. 8 : 2. 2 | 1. 10 : 4 | 7. 2 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1. 10 : 4 | 1
□ 🖟 fsl_sss_ftr.h 🛭
                                                                         327<sup>©</sup> /** PTMW_SE05X_Auth : SE050 Authentication
      > Project Settings
> Binaries
                                                                      328 *

329 * This settings is used by examples to connect using various options

330 * to authenticate with the Applet.

331 * The SEBSX_Auth options can be changed for KSDK Demos and Examples.

332 * To change SEBSX_Auth option follow below steps.

333 * Set flag ``SSS_HAVE_SCP_SCP03_SSS`` to 1 and Reset flag ``SSS_HAVE_SCP_NONE`` to 0.

334 * To change SEBSX_Auth option other than ``None`` and ``PlatfSCP03``,

335 * execute se05x_Delete_and_test_provision.exe in order to provision the Authentication Key.

336 * To change SEBSX_Auth option to ``ECKey` or ``ECKey_PlatfSCP03``,

337 * Set additional flag ``SSS_HAVE_HOSTCRYPTO_ANY`` to 1.
       > 🞒 Includes
      > 🔑 CMSIS
      > 🕮 board
      > 冯 drivers
       > 🕮 mbedtls
        > 🔑 mmcau
> 🔑 se_hostlib
            🕮 source
         > In fsl_sss_ftr.h
> Ic se05x_Minima
                                                                         339
                                                                         340 /** Use the default session (i.e. session less) login */
            > c semihost_hardfault.c
                                                                         341 #define SSS_HAVE_SE05X_AUTH_NONE 0
         utilities 🎒
                                                                         342
                                                                         343 /** Do User Authentication with UserID */
      > Debug
                                                                         344 #define SSS_HAVE_SE05X_AUTH_USERID 0
      > 🗁 doc
                                                                         345
                                                                         347 #define SSS_HAVE_SE05X_AUTH_PLATFSCP03 1
                                                                          3/18
                                                                          349@/** Do User Authentication with AES Key
                                                                                          * Farlier this was called AppletSCP03 */
                                                                           351 #define SSS_HAVE_SE05X_AUTH_AESKEY 0
                                                                          353@/** Do User Authentication with EC Key
354 * Earlier this was called FastSCP */
                                                                          355 #define SSS_HAVE_SE05X_AUTH_ECKEY 0
                                                                                      /** UserID and PlatfSCP03 */
                                                                          358 #define SSS_HAVE_SE05X_AUTH_USERID_PLATFSCP03 0
                                                                          360 /** AESKev and PlatfSCP03 */
                                                                           361 #define SSS_HAVE_SE05X_AUTH_AESKEY_PLATFSCP03 0
                                                                         363 /** ECKey and PlatfSCP03 */
364 #define SSS_HAVE_SE05X_AUTH_ECKEY_PLATFSCP03 0
 Figure 50. Feature file fsl_sss_ftr.h - Option PTMW_SE05X_Auth - PlatformSCP
```

se05x_Minimal/source/fsl_sss_ftr.h - MCUXpresso IDE File Edit Source Refactor Navigate Search Project ConfigTools Run RTOS Analysis Window Help 231 */
232 233 /** */
234 #define SSS_HAVE_SCP_NONE 0
235 /** Use SSS_Layer for SCP. board
 component
 device /** Use SSS Layer for SCP. Used f 237 #define SSS_HAVE_SCP_SCP03_SSS 1 238 drivers Used for SE050 family. */ mbedtls 239 /** Use Host <u>Crypto</u> Layer for SCP03. Legacy implementation. Used for older demos of A71CH Family. */
240 #define SSS_HAVE_SCP_SCP03_HOSTCRYPTO 0

Figure 51. Feature file fsl sss ftr.h - Option PTMW SCP - PlatformSCP enabled

6.4 How to configure the Platform SCP keys in CMake-based build system

The product specific initial Platform SCP key values are described for the EdgeLock SE050 product variants in AN12436 and for the EdgeLock SE051 variants in AN12973.

The EdgeLock SE05x Plug & Trust middleware header file ex sss tp scp03 keys.h contains the initial values of all EdgeLock SE050, EdgeLock SE051, A5000 and A71CH product variants.

AN12396

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved.

enabled

> h fsl_sss_ftr.h

EdgeLock SE05x Quick start guide with FRDM-K64F

The $ex_sss_tp_scp03_keys.h$ header file location in the following location: .\simwtop\sss\ex\inc\

```
Proj... 🛭 🚻 Regi... 🍁 Fau... 🚼 Peri... 😬 🗀 🖪 ex_sss_tp_scp03_keys.h 🛭
                                          doc

chostlib

hostlib

nxp_iot_agent

projects

pycli

scripts

semslite

sess
                                           216
217 // SSS_PFSCP_EMABLE_SE050E_0001A921
218 ### defined (SSS_PFSCP_EMABLE_SE050E_0001A921) && SSS_PFSCP_EMABLE_SE050E_0001A921 == 1
219=##define SSS_AUTH_KEY_EMC \
220 { 0x02, 0x08, 0x63, 0x67, 0xA0, 0xA5, 0xAE, 0xD7, 0x2A, 0x64, 0x60, 0xC4, 0xDF, 0xDC, 0xAF, 0x64, }
221=#define SSS_AUTH_KEY_MAC \
222 { 0x73, 0x80, 0x58, 0x79, 0x8E, 0xD2, 0x41, 0x80, 0x82, 0x47, 0x68, 0x51, 0x48, 0xF8, 0xA9, 0x58, }
223=#define SSS_AUTH_KEY_DEK \
224 { 0x67, 0x02, 0xDA, 0xC3, 0x09, 0x42, 0xB2, 0xC8, 0x5E, 0x7F, 0x47, 0x84, 0x2C, 0xED, 0x4E, 0x7F, }
225 #endif // SSS_PFSCP_EMABLE_SE050E_0001A921
         #if defined (SSS_PFSCP_ENABLE_SE051W_0005A739) && SSS_PFSCP_ENABLE_SE051W_0005A739 == 1
                                                  #define SSS_AUTH_KEY_ENC \ ( 0x18, 0x84, 0x84, 0x64, 0x60, 0x00, 0x09, 0x98, 0x68, 0x88, 0x64, 0x48, 0x8c, 0x52, ) #define SSS_AUTH_KEY_MAC \
                                                  | 0x3D, 0x6C, 0xFA, 0xC8, 0x7B, 0x96, 0x7C, 0x00, 0xE3, 0x3B, 0xA4, 0x96, 0x61, 0x38, 0xA8, 0xA2, }
| #define SSS_AUTH_KEY_DEK \
                                           334 { 0x68, 0x96, 0x83, 0x79, 0x4E, 0x6B, 0xCB, 0x94, 0x73, 0xEC, 0xC1, 0x56, 0x7A, 0x1B, 0xD1, 0x09, } 235 #endir // SSS_PSCP_EMBLE_SE051W_0005A739
                                                   #if defined (SSS PFSCP ENABLE A5000 0004A736) && SSS PFSCP ENABLE A5000 0004A736 == 1
                                                  244 { 0x61, 0x24, 0xD3, 0x84, 0x02, 0x11, 0x80, 0x60, 0xED, 0x91, 0x03, 0x60, 0xFC, 0x5A, 0x42, 0x78, } 245 #endif // SSS PFSCP ENABLE A5000 0004A736
             n ex_sss_objid.h
n ex_sss_ports.h
                                        247 // SSS_PFSCP_ENABLE_SE050F2_0001A92A

v 248 #if defined (SSS_PFSCP_ENABLE_SE050F2_0001A92A) && SSS_PFSCP_ENABLE_SE050F2_0001A92A == 1
 Figure 52. MCUXpresso - Initial Platform SCP keys are defined in ex sss tp
```

The $fsl_sss_ftr.h.in$ file includes options to select one of the predefined initial Platform SCP keys in the $ex_sss_tp_scp03_keys.h$ header file. This file is located in: .\simw-top\sss\inc.

Select the desired value of the compilation option by setting exclusively the corresponding C-preprocessor define $SSS_PFSCP_ENABLE_xx$ to 1 (enable). All other values for the same option (represented by C-preprocessor defines $SSS_PFSCP_ENABLE_xx$) must be set to 0.

scp03 keys.h header file

EdgeLock SE05x Quick start guide with FRDM-K64F




Figure 53. Select the actual Platform SCP keys in the fsl_sss_ftr.h.in CMake input file

The Plug & Trust Middleware uses a feature file to select/detect used/enabled features within the middleware stack. The file $fsl_sss_ftr.h$ is automatically generated into the used build directory. CMake is overwritting the $fsl_sss_ftr.h$ file every time CMake is invoked. CMake is using the SCP key settings of the $fsl_sss_ftr.h.in$ file as input to generate the $fsl_sss_ftr.h$ file. You do not have to manually edit the $fsl_sss_ftr.h$ feature file. Selections from CMake edit cache automatically updates into the generated feature file.

Note: The Platform SCP key selection in the fsl_sss_ftr.h.in CMake input file is persistent.

The location of the generated fsl_sss_ftr.h feature header file is: .\simw-top_build\simw-top-eclipse_arm.

The following tables contains the the Platform SCP key header file define to be set to 1 (enable) for the different secure element and secure authenticator product variants.

Table 20. Platform SCP key define prefix for SE050E product variants

Variant	OEF ID	Platform SCP key define to be set to '1'		
SE050E Dev. Board	A921	SSS_PFSCP_ENABLE_SE050E_0001A921		
OM-SE050ARD-E				

AN12396

EdgeLock SE05x Quick start guide with FRDM-K64F

Table 20. Platform SCP key define prefix for SE050E product variants...continued

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050E2	A921	SSS_PFSCP_ENABLE_SE050E_0001A921

Table 21. Platform SCP key define prefix for SE050F product variants

Variant	OEF ID	Platform SCP key define to be set to '1'		
SE050F Dev.Board OM-SE050ARD-F	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A		
SE050F2	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A		

Table 22. Platform SCP key define prefix for SE050 Previous Generation product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050A1	A204	SSS_PFSCP_ENABLE_SE050A1
SE050A2	A205	SSS_PFSCP_ENABLE_SE050A2
SE050B1	A202	SSS_PFSCP_ENABLE_SE050B1
SE050B2	A203	SSS_PFSCP_ENABLE_SE050B2
SE050C1	A200	SSS_PFSCP_ENABLE_SE050C1
SE050C2	A201	SSS_PFSCP_ENABLE_SE050C2
SE050 Dev Board OM-SE050ARD	A1F4	SSS_PFSCP_ENABLE_SE050_DEVKIT
SE050F2	A77E ^[1]	SSS_PFSCP_ENABLE_SE050F2

^[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Table 23. Platform SCP key define prefix for SE051 product variants

Variant	OEF ID	Platform SCP key define to be set to '1'		
SE051A2	A920	SSS_PFSCP_ENABLE_SE051A_0001A920		
SE051C2	A8FA	SSS_PFSCP_ENABLE_SE051C_0005A8FA		
SE051W2	A739	SSS_PFSCP_ENABLE_SE051W_0005A739		
SE051A2	A565	SSS_PFSCP_ENABLE_SE051A2		
SE051C2	A564	SSS_PFSCP_ENABLE_SE051C2		

Table 24. Platform SCP key define prefix for A5000 product variants

Variant	OEF ID	Platform SCP key define to be set to '1'		
A5000 Dev. Board OM-A5000ARD	A736	SSS_PFSCP_ENABLE_A5000_0004A736		
A5000	A736	SSS PFSCP ENABLE A5000 0004A736		

In the next step it is necessary to enable Platfrom SCP in the EdgeLock SE05x Plug & Trust middleware. <u>Section 6.5</u> describes how to enable Platform SCP in the CMakebased build system.

6.5 How to enable Platform SCP in the CMake-based build system

To enable Platform SCP is required to rebuild the SDK with the following CMake options:

AN12396


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved.

EdgeLock SE05x Quick start guide with FRDM-K64F

- Select SCP03 SSS for the CMake option PTMW SCP.
- Select PlatfSCP03 for the CMake option PTMW SE05X Auth.

The following images show the configuration for the SE050E development board OM-SE05ARD-E.




EdgeLock SE05x Quick start guide with FRDM-K64F


7 Appendix A: Install MCUXpresso IDE

MCUXpresso is a free-of-charge, code size unlimited, easy-to-use IDE for Kinetis and LPC MCUs, and i.MX RT crossover processors. To install it, do the following:

1. Go to MCUXpresso and click the download button as indicated in Figure 55:




2. You will be asked to sign-in with your account at the NXP website. If you do not have an account, click on *Register Now* as shown in <u>Figure 56</u>:



EdgeLock SE05x Quick start guide with FRDM-K64F

3. If you already have an account, you can directly type your (1) email address, (2) password and (3) click sign-in button as shown in Figure 57:




4. Click on MCUXpresso IDE as shown in Figure 58:




EdgeLock SE05x Quick start guide with FRDM-K64F

5. Accept software terms and conditions as shown in Figure 59:



6. Select your MCUXpresso product version and click on the corresponding *File Name* to start the download as shown in <u>Figure 60</u>:




7. Double click on the installer file and follow the setup wizard until MCUXpresso installation is completed. Please, make sure you allow the installation of the additional

EdgeLock SE05x Quick start guide with FRDM-K64F


drivers required by MCUXpresso during the installation process as shown in Figure 61, Figure 62, Figure 63 and Figure 64:







EdgeLock SE05x Quick start guide with FRDM-K64F



8 Appendix B: Install CMake


CMake is an open-source, cross-platform family of tools that helps you build C/C++ projects on multiple platforms using a compiler-independent method. It has minimal dependencies, requiring only a C++ compiler on its own build system. SE05x middleware leverages on CMake to generate native makefiles and workspaces that can be used in the compiler environment of your choice.

To install CMake:

1. Go to CMake downloads page: https://cmake.org/download/

EdgeLock SE05x Quick start guide with FRDM-K64F

2. Scroll down and select your binary distribution. For this guide, the binary distribution is Windows as shown in Figure 65:




EdgeLock SE05x Quick start guide with FRDM-K64F

3. Double click on the downloaded installer file. Windows Defender SmartScreen might pop-up the wizard shown in Figure 66:




4. If this is your case: Click (1) on *More info* and then (2) click on *Run anyway* as shown in Figure 67:




EdgeLock SE05x Quick start guide with FRDM-K64F

5. The CMake installation wizard will open. Click (1) **Next** and (2) **accept** the End-User License Agreement as shown in Figure 68:




 As part of the CMake setup, (1) Add Cmake to the system PATH for all users and (2) click Next as shown in Figure 69:




EdgeLock SE05x Quick start guide with FRDM-K64F

7. Select a destination folder, (1) click **Next** and then (2) click **Install** as shown in Figure 70:



8. Wait a few seconds until the installation is completed and click *Finish* as shown in Figure 71:



9 Appendix C: Install Python

This section explains how to install Python $\geq 3.7.x$ and $\leq 3.9.x$ 32-bit version, but the same procedure can be applied for more recent versions. Follow these steps to install Python in your local machine:

EdgeLock SE05x Quick start guide with FRDM-K64F

1. Go to https://www.python.org/downloads and download Python ≥ 3.7.x and ≤ 3.9 32bit version. Make sure you download the Python 32 bit version.





Figure 72. Download Python 3.9.x 32 bit version

2. Double click on the downloaded installer file. Select the "Install launcher for all users" and "Add Python 3.7 to Path" options and click Install Now as indicated in Figure 73:



EdgeLock SE05x Quick start guide with FRDM-K64F

3. Wait a few seconds until the installation is completed as indicated in Figure 74




Figure 74. Python 3.9.x 32 bit installation completed

10 Appendix D: Update FRDM-K64F board with DAPLink firmware

Arm Mbed DAPLink is an open-source software project that enables programming and debugging application software running on Arm Cortex CPUs. DAPLink runs an open-source bootloader and enables developers with drag-and-drop programming, a serial port and CMSIS-DAP based debugging.


Note: To debug MCUXpresso project examples, we need to flash FRDM-K64F with DAPLink firmware. **If your FRDM-K64F board already includes DAPLink firmware, you can skip these steps**.

To flash DAPLink firmware, follow these steps:


1. Go to NXP OpenSDA site

EdgeLock SE05x Quick start guide with FRDM-K64F

2. Scroll down and select FRDM-K64F board from the **Download - OpenSDA bootloader and application** drop down list as indicated in Figure 75:




3. Download the latest DAPLink firmware version as shown in Figure 76:




EdgeLock SE05x Quick start guide with FRDM-K64F

4. Start the board's bootloader mode. To do so, (1) keep reset button pressed while (2) connecting the USB cable to the SDA USB port and release it after 1s (Figure 77):




5. Drag and drop or copy and paste the binary file into the BOOTLOADER drive from your computer file explorer as shown in <u>Figure 78</u>. The FRDM-K64F will automatically un-mount after the drag and drop operation.



6. Un-plug and re-plug the USB cable from the SDA USB port *without* keeping reset button pressed.

EdgeLock SE05x Quick start guide with FRDM-K64F

7. Check the category Ports (COM & LPT) from your computer Device Manager to ensure that new devices have been properly detected and their driver correctly installed by your computer OS.



Note: In case the device does not show up in your Device Manager, please download the latest bootloader version, as shown in Figure 76, or check / exchange the USB cables used.

EdgeLock SE05x Quick start guide with FRDM-K64F

11 Legal information

11.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

11.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based

on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

11.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

EdgeLock SE05x Quick start guide with FRDM-K64F

Tables

Tab. 1.	EdgeLock SE05x development boards 3	Tab. 14.	SCP03 session keys	41
Tab. 2.	FRDM-K64F details4	Tab. 15.	Platform SCP key define prefix for SE050E	
Tab. 3.	Feature file fsl_sss_ftr.h settings for		product variants	44
	SE050E product variants15	Tab. 16.	Platform SCP key define prefix for SE050F	
Tab. 4.	Feature file fsl_sss_ftr.h settings for		product variants	44
	SE050F product variants16	Tab. 17.	Platform SCP key define prefix for SE050	
Tab. 5.	Feature file fsl sss ftr.h settings for SE050		Previous Generation product variants	44
	Previous Generation product variants	Tab. 18.	Platform SCP key define prefix for SE051	
Tab. 6.	Feature file fsl_sss_ftr.h settings for SE051		product variants	45
	product variants17	Tab. 19.	Platform SCP key define prefix for A5000	
Tab. 7.	Feature file fsl_sss_ftr.h settings for A5000		product variants	45
100. 1.	product variants18	Tab. 20.	Platform SCP key define prefix for SE050E	
Tab. 8.	CMake Settings for SE050E product	100. 20.	product variants	48
100.0.	variants36	Tab. 21.	Platform SCP key define prefix for SE050F	10
Tab. 9.	CMake Settings for SE050F product	100. 21.	product variants	49
1ab. 5.	variants37	Tab. 22.	Platform SCP key define prefix for SE050	
Tab. 10.	CMake Settings for SE050 Previous	140. 22.	Previous Generation product variants	40
1ab. 10.	Generation product variants37	Tab. 23.	Platform SCP key define prefix for SE051	49
Tab. 11.	CMake Settings for SE051 product variants37	1ab. 25.	product variants	40
Tab. 11.	CMake Settings for A5000 product variants 38	Tob 24	Platform SCP key define prefix for A5000	49
Tab. 13.	Static SCP03 keys41	Tab. 24.		40
1ab. 13.	Static SCF03 keys41		product variants	49
Figur	es			
F: 1	human an application for EDDM VC4E	F:-: 04	Continue file follows fire house DTMM	
Fig. 1.	Jumper configuration for FRDM-K64F5	Fig. 21.	Feature file fsl_sss_ftr.h - Option PTMW_	04
Fig. 2.	Arduino connectors of OM-SE05xARD and	F: 00	SCP - Plain communication	21
F: 0	FRDM-K64F boards5	Fig. 22.	Feature file fsl_sss_ftr.h - Option SSSFTR_	00
Fig. 3.	OM-SE05xARD mounted in FRDM-K64F	F: 00	SE05X_RSA	
4	board6	Fig. 23.	Create se050_middleware folder	
Fig. 4.	Import FRDM-K64F board SDK into	Fig. 24.	Unzip se05x middleware	23
	MCUXpresso environment	Fig. 25.	Generate EdgeLock SE05x Plug & Trust	
Fig. 5.	Imported FRDM-K64F SDK7		middleware project examples	
Fig. 6.	Import projects from SDK8	Fig. 26.	SE05x middleware project structure	
Fig. 7.	SDK import wizard9	Fig. 27.	Import a project wizard	
Fig. 8.	Select projects to import10	Fig. 28.	Import a project wizard (II)	25
Fig. 9.	Imported projects in MCUXpresso	Fig. 29.	Select EdgeLock SE05x Plug & Trust	
	workspace11		middleware build folder	26
Fig. 10.	Connect boards to the laptop11	Fig. 30.	Import EdgeLock SE05x Plug & Trust	
Fig. 11.	TeraTerm setup12		middleware	26
Fig. 12.	Build projects in MCUXpresso workspace12	Fig. 31.	EdgeLock SE05x Plug & Trust middleware	
Fig. 13.	Debug projects in MCUXpresso workspace 13		imported in workspace	
Fig. 14.	Run projects in MCUXpresso workspace 13	Fig. 32.	Import a project wizard	
Fig. 15.	TeraTerm logs - se05x_Minimal project	Fig. 33.	Import a project wizard (II)	28
	example14	Fig. 34.	Select FRDM-K64F projects folder	29
Fig. 16.	Feature file fsl_sss_ftr.h example: Assign	Fig. 35.	Import FRDM-K64F in workspace	29
	the value SE05X_E to the CMake option	Fig. 36.	FRDM-K64F imported in workspace	
	PTWM Applet	Fig. 37.	EdgeLock SE05x Plug & Trust middleware	
Fig. 17.	Feature file fsl_sss_ftr.h - PTMW_Applet 19	•	examples	31
Fig. 18.	Feature file fsl_sss_ftr.h - Option PTMW_	Fig. 38.	Configure CMake options of EdgeLock	
J -	FIPS	J	SE05x Plug & Trust middleware examples	32
Fig. 19.	Feature file fsl_sss_ftr.h - Option PTMW_	Fig. 39.	Connect boards to the laptop	
5	SE05x_Ver20	Fig. 40.	Configure TeraTerm	
Fig. 20.	Feature file fsl_sss_ftr.h - Option PTMW_	Fig. 41.	Debug EdgeLock SE05x Plug &	
g. =0.	AUTH - Plain communication21	3	Trust middleware se05x_minimal project	
			example	34
				• 1

AN12396

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2022. All rights reserved.

EdgeLock SE05x Quick start guide with FRDM-K64F

Fig. 42	. Debug se05x_minimal project example35	Fig. 56.	Register your NXP account	51
Fig. 43	. Resume se05x_minimal project example35	Fig. 57.	Sign-in in NXP website	52
Fig. 44	. TeraTerm logs - se05x_minimal project	Fig. 58.	Select MCUXpresso	52
	example36	Fig. 59.	Accept software terms and conditions	53
Fig. 45	. SE050E CMake Settings - Plain	Fig. 60.	Download MCUXpresso	53
	communication39	Fig. 61.	Install MCUXpresso required drivers I	54
Fig. 46	. SPC03 mutual authentication – principle42	Fig. 62.	Install MCUXpresso required drivers II	54
Fig. 47	. SPC03 Encryption and MACing principle 42	Fig. 63.	Install MCUXpresso required drivers III	54
Fig. 48	. MCUXpresso SDK - Initial Platform SCP	Fig. 64.	Install MCUXpresso required drivers IV	55
	keys are defined in the ex_sss_tp_scp03_	Fig. 65.	Download CMake	56
	keys.h header file43	Fig. 66.	Execute CMake installer	57
Fig. 49	. Select the actual Platform SCP keys in the	Fig. 67.	Run the CMake installer (II)	57
	fsl_sss_ftr.h header file 44	Fig. 68.	CMake installation wizard	58
Fig. 50	. Feature file fsl_sss_ftr.h - Option PTMW_	Fig. 69.	Add CMake path	58
	SE05X_Auth - PlatformSCP enabled46	Fig. 70.	Install CMake	59
Fig. 51	. Feature file fsl_sss_ftr.h - Option PTMW_	Fig. 71.	Complete CMake installation	59
	SCP - PlatformSCP enabled46	Fig. 72.	Download Python 3.9.x 32 bit version	60
Fig. 52	. MCUXpresso - Initial Platform SCP keys	Fig. 73.	Install Python 3.9.x 32 bit for Windows	60
	are defined in ex_sss_tp_scp03_keys.h	Fig. 74.	Python 3.9.x 32 bit installation completed	61
	header file47	Fig. 75.	DAPLink firmware update - select board	62
Fig. 53	. Select the actual Platform SCP keys in the	Fig. 76.	DAPLink firmware update - select	
	fsl_sss_ftr.h.in CMake input file48		bootloader	62
Fig. 54	. SE050E CMake Settings - PlatformSCP	Fig. 77.	Enter bootloader mode	63
	enabled50	Fig. 78.	Enter bootloader mode	63
Fig. 55	Go to MCUXpresso website51	Fig. 79.	Enter bootloader mode	64

EdgeLock SE05x Quick start guide with FRDM-K64F

Contents

1	How to use this document	3 11	Legal information
2	Hardware required	3	
3	Boards setup	1	
3.1	OM-SE050ARD-E jumper configuration	5	
3.2	OM-SE05xARD and FRDM-K64F board	_	
	connection	5	
4	Import project examples from FRDM-K64F		
	SDK		
4.1	Prerequisites	3	
4.2	Download FRDM-K64F SDK		
4.3	Install FRDM-K64F SDK		
4.4	Import project example in MCUXpresso		
4.5	Build, run and debug project example1		
4.6	Product specific build settings1		
4.6.1	Example: SE050E build settings1	3	
5	Import project examples from CMake-		
	based build system2	2	
5.1	Prerequisites2	2	
5.2	Download EdgeLock SE05x Plug & Trust		
	middleware2	2	
5.3	Build EdgeLock SE05x Plug & Trust		
	middleware project examples24	1	
5.4	Import PlugAndTrustMW project example in		
	MCUXpresso workspace24	1	
5.5	Import cmake_projects_frdm64f project		
	example in MCUXpresso workspace2	7	
5.6	Run EdgeLock SE05x Plug & Trust		
	middleware examples3)	
5.6.1	List the EdgeLock SE05x Plug & Trust		
	middleware examples3)	
5.6.2	Edit EdgeLock SE05x Plug & Trust		
	middleware example CMake options3	1	
5.6.3	Build and run a EdgeLock SE05x Plug &		
	Trust middleware project example3		
5.7	Product specific CMake build settings3	3	
5.7.1	Example: SE050E CMake build settings 3	3	
6	Binding EdgeLock SE05x to a host using		
	Platform SCP3	9	
6.1	Introduction to the Global Platform Secure		
	Channel Protocol 03 (SCP03)4)	
6.2	How to configure the Platform SCP keys in		
	the FRDM-K64F MCUXpresso SDK42	2	
6.3	How to enable Platform SCP in the FRDM-		
	K64F MCUXpresso SDK4	5	
6.4	How to configure the Platform SCP keys in		
	CMake-based build system4	3	
6.5	How to enable Platform SCP in the CMake-		
	based build system4		
7	Appendix A: Install MCUXpresso IDE5		
8	Appendix B: Install CMake5		
9	Appendix C: Install Python5	9	
10	Appendix D: Update FRDM-K64F board		
	with DAPI ink firmware 6	1	

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2022.

All rights reserved.