EdgeLock SE05x Quick start guide with LPC55S69

Rev. 3.3 — 4 August 2022 560833 **Application note**

Document information

Information	Content
Keywords	EdgeLock SE05x, Plug & Trust middleware, LPC55S69
Abstract	This document explains how to get started with the EdgeLock SE05x Plug & Trust middleware using the EdgeLock SE05x development boards and LPC55S69 MCU board. It provides detailed instructions to run projects imported either from the LPC55S69 SDK or the CMake-based build system included in the EdgeLock SE05x Plug & Trust middleware.



Revision history

Revision hi	story	
Revision number	Date	Description
1.0	2019-07-24	First document release
2.0	2019-11-25	Major update to incorporate details to import projects from LPC55S69 SDK and CMakebased build system.
2.1	2019-12-17	Corrected OM-SE05xARD J14 jumper configuration.
3.0	2020-10-27	Updated for EdgeLock SE051.
3.1	2020-12-07	Updated to latest template and fixed broken URLs.
3.2	2022-03-28	 Add EdgeLock SE050E and EdgeLock A5000 product variants. Update <u>Table 1</u>, Figure 1, Figure 2, Figure 3, Figure 4, Figure 12, Figure 17, Figure 42 and Figure 47. Add note (step 3) in <u>Section 4.5</u> Build, run and debug project example. Add <u>Section 4.6</u> Product specific build settings. Add note in <u>Section 5.6.2</u> Run EdgeLock SE05x Plug & Trust middleware examples. Add <u>Section 5.6.4</u> Product specific CMake build settings. Add <u>Section 6</u> Binding EdgeLock SE05x to a host using Platform SCP.
3.3	2022-08-04	 Update to EdgeLock SE Plug & Trust Middleware version 04.02.xx. Update note (step 3) in <u>Section 4.5</u> Build, run and debug project example. Update <u>Section 4.6</u> Product specific build settings. Update <u>Section 5.6.2</u> Run EdgeLock SE05x Plug & Trust middleware examples. Update <u>Section 5.6.4</u> Product specific CMake build settings. Update <u>Section 6</u> Binding EdgeLock SE05x to a host using Platform SCP.

1 How to use this document

The Plug & Trust middleware includes a set of project examples that demonstrate the use of EdgeLock SE05x product family in the latest IoT security use cases. These project examples can be either

- Imported from the MCUXpresso SDKs made available for LPC55S69 MCU board.
- Imported from the CMake-based build system included in the Plug & Trust middleware package

This document provides detailed instructions to run EdgeLock SE05x project examples imported either from the LPC55S69 SDK or the CMake-based build system. However, the LPC55S69 SDK is recommended as it is the fastest way to import and run the project examples. The CMake-based option is provided for developers familiar with it or willing to run exactly the same project example on PC/Windows/Linux and embedded targets. The main body of this document should be used in this sequence:

- Order board samples. <u>Section 2</u> contains the ordering details of the boards required in this document
- 2. Setup your boards. <u>Section 3</u> describes how to setup the OM-SE05xARD and LPC55S69 boards.
- Run project examples. Go to <u>Section 4</u> for instructions to import projects from the LPC55S69 MCUXpresso SDK following the recommended way of working, or alternatively, go to <u>Section 5</u> for instructions to import projects from the CMake-based build system.

Supplementary material is provided in the appendices.

2 Required hardware

The EdgeLock SE05x works as an auxiliary security device attached to a host controller, communicating with through an I²C interface. To follow the instructions provided in this document, you need an EdgeLock SE05x development board and a LPC55S69 MCU board, acting as a host controller.

EdgeLock SE05x development boards ordering details

The EdgeLock SE05x and EdgeLock A5000 product support packages are providing development boards for evaluating EdgeLock SE05x and EdgeLock A5000 features. Select the development board of the product you want to evaluate. <u>Table 1</u> details the ordering details of the EdgeLock SE05x and EdgeLock A5000 development boards.

Part number12NCDescriptionPictureOM-SE050ARD-E9354 332 66598SE050E Arduino® compatible development kitImage: Compatible development kitImage: Compatible development kit	TUDIC 1. EUGCEOCK OE	box acverophient board	3.	
OM-SE050ARD-E 9354 332 66598 SE050E Arduino® compatible development kit	Part number	12NC	Description	Picture
	OM-SE050ARD-E	9354 332 66598	SE050E Arduino [®] compatible development kit	

Table 1.	EdgeLock	SE05x	development	boards.
----------	----------	-------	-------------	---------

Part number	12NC	Description	Picture
OM-SE050ARD-F	9354 357 63598	SE050 Arduino [®] compatible development kit	
OM-SE050ARD	9353 832 82598	SE050F Arduino [®] compatible development kit	
OM-SE051ARD	9353 991 87598	SE051 Arduino [®] compatible development kit	
OM-A5000ARD	9354 243 19598	A5000 Arduino [®] compatible development kit	

 Table 1. EdgeLock SE05x development boards. ...continued

Note: The pictures in this guide will show EdgeLock SE05xE, but all boards in <u>Table 1</u> can be used as well with the same hardware configuration.

LPC55S69 MCU board ordering details

Table 2 details the ordering details for the LPC55S69 board.

Part number	12NC	Content	Picture
LPC55S69-EVK	935377412598	LPCXpresso55S69 Development Board	

 Table 2. LPC55S69 evaluation kit details

3 Boards setup

This section explains how to setup your LPC55S69 and OM-SE05xARD board to execute the Plug & Trust middleware:

 The OM-SE05xARD boards have jumpers that allow you to use the EdgeLock SE05x I²C interface via the Arduino header. Configure the jumper settings as shown in <u>Figure 1</u> to enable this option.

Note: For more information about the jumper settings, refer to <u>AN13539</u> OM-SE05xARD hardware overview.



- 2. The LPC55S69 board default jumper configuration must be used when running this example. For more information about the LPC55S69 board default jumper configuration settings, refer to <u>UM11158</u>.
- 3. The OM-SE05xARD and LPC55S69 boards can be directly connected using the Arduino headers present in both boards. Connect the OM-SE05xARD board on top of the LPC55S69 as shown in Figure 2. Note that OM-SE05xARD should be aligned with A5 pin in LPC55S69 P19 header and D0 pin in LPC55S69 P18 header. The two last pins in P16 and the two first pins in P18 should be left open.





4. Double check that the two boards are connected as shown in Figure 3:

Figure 3. OM-SE05xARD mounted in LPC55S69 board

- 5. Check that your laptop recognizes the LPC55S69 board following the steps indicated in Figure 4
 - a. Connect the board to your laptop using P6 Debug Link connector.
 - b. Check that the serial port is recognized in the category Ports (COM & LTP). In this document, it is recognized as LPC-LinkII UCom Port (COM13) but this naming might change depending on your computer. Therefore, it is important that you



identify which device is recognized at the moment you plug the P6 Debug Link USB port to the computer.

4 Import project examples from LPC55S69 SDK

This section explains how to run EdgeLock SE05x project examples by importing them from the LPC55S69 SDK. This option is the recommended one oposed to the <u>Section 5</u>, since it implies that the MCU projects are self-contained standard MCUxpresso projects with a better debug experience.

4.1 Prerequisites

The following steps are required to run a project imported from the MCUXpresso SDK:

- 1. MCUXpresso IDE. Check Section 7 for detailed installation instructions
- 2. TeraTerm (or an equivalent serial application). You can download and run TeraTerm installer from this <u>link</u>.

4.2 Download LPC55S69 SDK

The project examples for the EdgeLock SE05x are included as part of the LPC55S69 SDK. First, download the LPC55S69 SDK, publicly available from the <u>NXP website</u>. This SDK is the recommended folder to work with, it contains the most updated files, the most complete list of project examples and guarantees the proper development of this quick start guide.

Note: The LPC55S69 SDK you can download from <u>MCUXpresso SDK Builder website</u> may not include all the EdgeLock SE05x project examples or the latest version of them.

4.3 Install LPC55S69 SDK

After downloading the LPC55S69 SDK, we need to install it into the MCUXpresso workspace. To install the SDK, (1) drag and drop the LPC55S69 SDK zip file in the *Installed SDKs* section in the bottom part of the MCUXpresso IDE and (2) click *OK* as shown in Figure 5:

EdgeLock SE05x Quick start guide with LPC55S69

	MCUXpresso IDE SDK import X	Quick Access
Proj 23 🚡 Peri IIII Regi 🂠 Faults 🏠 Sym 😐 🗖 🖻 🕵 🖽 🗞 🔳 👻	Are you sure you want to import the following SDK in the common 'mcuspresso' folder?	
	C/UsersJordi Jofre Downloads	
ac. 19-Gob., 19-Varia., 9g Bres., St Curli., 😑 🛛	Obo not ask for confirmation on SDK Drag and Drop install OK Cancel	nstruction Trace ඟ Power Messure 🔛 SWD Trace Conf 🛷 Search 🛸 📦 🕹 💷 🖄
ic_ 64-00b., 19-Varia. 9 ₀ Bres. ∰ Outl., [©] □	Image: Construction on SDK Drag and Drop install Image: Constructin on SDK Drag and Drop install <	nstruction Trace ඟ Power Messure 🖾 SWO Trace Conf 🛷 Search 🗢 @ 🕹 🕮 @
ic. 94 Gob. 104 Varia. 96 Brea. Sc Outl	Do not ask for confirmation on SDK Drag and Drop install Do not ask for confirmation on SDK Drag and Drop install Do not ask for confirmation on SDK Drag and Drop install Do not all an SDK, simply drag and drop an SDK (zip file/folder) into the 'Installed SDK's view. [Common 'mcuap	nstruction Trace ඟ Power Messure 🔚 SWO Trace Conf 🛷 Search 🗢 🐵 🌚 🕮 🕀 zresso' folder]
 Ke 60- Gob., 10- Varia. 9a Brea. 9: Outi. 9 In project selected MCUXpresso IDE - Quickstart Panel No project selected Me project. 9 (Seconder)	Do not ask for confirmation on SDK Drag and Drop install Do not ask for confirmation on SDK Drag and Drop install OK Cancel Do Installed SDKs To Installed SDKs To Installed SDKs SDK Version Manifest Version Location SOK Version Manifest Version Location SeeD5x_ksdk-	nstruction Trace III Power Measure ISSWD Trace Conf & Search III Presso' folder] SDK Details Selected SDK content.
ic. 64- Glob. 10- Varia. 9g Brea. 2c Outl. = MCUXpresso IDE - Quickstant Panel No project Jediced Series reimport 376 comm(c). Import 376 comm(c). Imp	Do not eak for confirmation on SDK Drag and Drop install OK Cancel Installed SDKs To Install as SDK, simply drag and drop as SDK (zip file/folder) into the 'Installed SDK' view. [Common 'Incomp Name SDK Version Manifest Version Location Se05x_ksdk- Ipcxpresso555569_v03.00.00_20200 TSR UAD 04 air of SDK UAD 04 air SDK UAD 0	nstruction Trace III Power Measure ISSNO Trace Conf & Search III
K. 04 Gob. 10 Varia. 9g Brea. 2c Outl. C III No project Jefeted No project Jefeted No project. No project Soc. complet() No more forect() from file system Mit your project No project No project	Ob onet eak for confirmation on SDK Drag and Drop install OK Cancel OK Cancel OK Cancel OK Cancel OK Version Manifest Version Location SDK Version SetS5x_ksdk- Ipcxpresso55569_v03.00.00_20200 728_104101.zip	nstruction Trace Power Measure SWO Trace Conf Solo Details. Selected SDK content.

If the SDK is successfully imported, you should see it listed in the *Installed SDK* window as shown in <u>Figure 6</u>:

To install an SDK, simply drag and drop ar	SDK (zip file/folder) into	the 'Installed SDKs' view. [0	ommon mcuxpresso tolderj
Name	SDK Version	Manifest Version	Location
SDK_2.x_LPCXpresso55S69	2.7.0	3.5.0	Common>\se05x_ksdk-lpcxpresso55s69_v03.00.00

4.4 Import project example in MCUXpresso

After importing the LPC55S69 SDK in the MCUXpresso workspace, follow these instructions to import a project:

- Workspace - Welcome page - MCUXpresso IDE × File Edit Navigate Search Project Configibolis Run Analysis Free5005 Window Help 🗂 + 副 🕲 - 多 + 今 や や - **シ** - マーマー 🔍 🔍 | D - 田 田 お ス の ホ (高 文) (D - 田 高 文) (D - 1 (D - 1(D Quick Access 🔡 🔛 🔭 B Project... 22 % Periphe... III Register: % Fault. P L

 B @ Welcome
 Welcome</ v 🕨 📑 Tana a second second MCUXpresso IDE °° **₩** -11 NP X Welcome to MCUXpresso IDE v11.0.0 ides an easy-to-use Eclipse-based development environment for NXP MCUs based on ARM® ding LPC and Kinetis microcontrollers and i.MX RT crossover processors. It offers advanced editi ing features with the addition of MCU-specific debugging views, code trace and profiling, multicore For information on how to get started with MCUXpresso IDE, as well as how to use many of the more powerful features please consult the supplied MCUXpresso IDE User Guide. This is also available from the Help menu: U Qui. 🕴 I/o-Vari. 🗄 Outl. 🗞 Bre... M- Go... " 🗖 🚺 Installed SDKs 🐰 🔲 Properties 🖹 Problems 🖨 Console 🧬 Terminal 🕋 Image Info 🚺 Memory Ma-Heap and Stack Usage 😱 Debugger Cor 9 & | = = | = e 🕅 Installed SDKs MCUXpresso IDE - Quickstart Panel To install an SDK, simply drag and drop an SDK (zip file/folder) into the 'Ins alled SDKs' view. [Co Name
 Mame
 SDK_2x_LPCXpresso55569 SDK Version 2.6.5 Manifest Version 3.4.0 Location 69_v02.11.03_20191107_1... ^{>-}// 🗾 · Build your project 80 () Ph Figure 7. Import projects from SDK
- 1. Click *Import SDK example(s)* in the MCUXpresso IDE quick start panel as shown in Figure 7:

560833

2. The SDK import wizard will open. You should see a figure of an LPC55S69 board with an orange label. Select the board and click the *Next* button as shown in Figure 8:

SDK Import Wizard					_		×
Importing project(s) for device: L	PC55569 using board: LPCXpresso55569				NK		G
Board and/or Device	selection page						
- SDK MCUs	Available boards					Jaz ↑az	
MCUs from installed SDKs.	Please select an available board for your project.						
to obtain additional SDKs.	Supported boards for device: LPC55S69						
NXP LPC55569 LPC55569	SEO5X Sort Doctoresso55569						
Selected Device: LPC55S69 using	board: LPCXpresso55S69	SDKs for selected MCU					
Target Core: multicore device	e with cores: cortex-m33 cortex-m33-nodsp	Name	SDK Versi	Manifest	Location		
Description: The LPC55xx are embedded app	e ARM Cortex-M33 based microcontrollers for lications.	H SDK_2.x_LPCXpresso5!	2.7.0	3.5.0	Common>\se	05x_ksdl	k-lpc
0		< <u>B</u> ack	<u>N</u> ext	>	2	Cance	I
Figure 8. SDK i	mport wizard						

Note: If there is not an SE05x orange label on top of the board image, MCUXpresso may be recognizing a board SDK with a higher version number, downloaded from <u>MCUXpresso SDK Builder website</u>. To access the most up-to-date and complete list of EdgeLock SE05xproject examples, first you need to uninstall the SDK currently installed, and then repeat the process indicated in Figure 5

3. Under the se_hostlib_examples drop down list, you have the list of supported project examples for the LPC55S69. Select the number of examples you would like to import in your MCUXpresso workspace and click *Finish* button as shown in

Figure 9. In this case, we select the $se05x_{Minimal}$ project as an example. The same process can be done with the rest of the examples.

Import projects				
oject name prefix: Ipcxpresso55s69	2 Project	name suffix:		
Use default location				
cation: C:\Users\AVANT STUDIO\Documents\A	ICUXpressoIDE_11.0.1_2563\workspace\lpc	presso55s69		Browse
roject Type	Pr	iect Ontions		
CProject C++ Project C Static Library	○ C++ Static Library S	IK Debug Console Semihost IV Copy sources Import other files	RT C Example default	
amples			🚵 🛛 🖉	₩ .
amples pe to filter			函 🖉 🗹	¥ 🖽
amples pe to filter ame	Description		🚵 🗷 🗹 Version	% ⊞
amples pe to filter ame	Description		🚵 🔏 🗹 Version	% ⊞
amples pe to filter ame Sec_hostlib_examples Sec_bostlib_examples Sec_bostlib_examples Sec_bostlib_examples	Description This project can be used	o get SE05X platform information.	🚵 🔔 🗹 Version	¾ ⊞
amples pe to filter ame □ Sechostlib_examples □ Seclox_GetInfo □ Seclox_J2cMaster	Description This project can be used This example reads Acce	o get SE05X platform information. erometer data via the I2C master inter	tèn l 2 2 2 Version	× E
amples pe to filter ame ■ Se_hostlib_examples ■ Seo5x_GetInfo ■ Seo5x_J2cMaster ♥ Fig seo5x_Minimal	Description This project can be used This example reads Acce This is a bare minimum e	o get SE05X platform information. erometer data via the I2C master inter ample for se050. This gets the amoun	کت کر کا face. t of free memory.	% ⊕
mples pe to filter ame ■ ≣ se_hostlib_examples ■ ≣ se05x_GetInfo ■ ≡ se05x_J2cMaster ♥ ¬is se05x_Minimal ■ ≡ se05x_cloud_aws	Description This project can be used This example reads Acce This is a bare minimum This demo demonstrates	o get SE05X platform information. erometer data via the I2C master inter ample for se050. This gets the amoun connection to AWS IoT Console using	to free memory.	% ⊞
amples pe to filter ame ■ Se_hostlib_examples Se05x_CetInfo = Se05x_12tMaster ⊘ R_s se05x_tAster ⊘ R_s se05x_cloud_avs = Se05x_cloud_avs = Se05x_cloud_azure	Description This project can be used This example reads Acce This is a bare minimum e This demo demonstrates This demo demonstrates	o get SE05X platform information. erometer data via the I2C master inter ample for se050. This gets the amoun connection to AWS IoT Console using connection to AZure IoTHub using pre	face. t of free memory. pre-provisioned -provisioned devi	× E
amples pe to filter ame □ Se_hostlib_examples □ Se05x_GetInfo □ Se05x_U2cMaster ♡ 3 se05x_U2cMaster ♡ 3 se05x_Minimal □ Se05x_cloud_avs □ Se05x_cloud_azure □ Se05x_cloud_gcp	Description This project can be used This example reads Acce This is a bare minimum e This demo demonstrates This demo demonstrates This demo demonstrates	o get SE05X platform information. erometer data via the I2C master inter ample for se050. This gets the amoun connection to AWS IoT Console using connection to Azure IoTHub using pre connection to Google Cloud Platform	tof free memory. pre-provisioned devia using pre-provisia.	%
mples pe to filter ame ■ se_hostlib_examples ■ seo5x_Coutof ■ seo5x_cloud_aws ■ seo5x_cloud_aws ■ seo5x_cloud_avs ■ seo5x_cloud_cpt ■ seo5x_cloud_jbm_watson	Description This project can be used This example reads Acce This is a bare minimum e This demo demonstrates This demo demonstrates This demo demonstrates This demo demonstrates	o get SE05X platform information. erometer data via the I2C master inter ample for se050. This gets the amoun connection to AWS IoT Console using connection to Google Cloud Platform connection to IBM Watson IoT platfor	t of free memory. provisioned devi. using pre-provisi m using pre-provis	% ∎
mples pe to filter ame	Description This project can be used This example reads Acce This is a bare minimum This demo demonstrates This demo demonstrates This demo demonstrates This demo demonstrates This demo demonstrates This example does a ellij	o get SE05X platform information. erometer data via the I2C master inter ample for se050. This gets the amoun connection to AWS IoT Console using connection to AWS IoT Console using connection to Google Cloud Platform connection to IBM Watson IoT platforr tic curve cryptography signing and ver	t of free memory. pre-provisioned devi using pre-provis ify operation.	% ■
mples pe to filter ame ■ Seo_hostlib_examples Seo_Sx_GetInfo = seo_Sx_J2cMaster V Tag seo_Sx_J2cMaster V Tag seo_Sx_Loud_aws = seo_Sx_cloud_azure = seo_Sx_cloud_azure = seo_Sx_cloud_gcp = seo_Sx_cloud_jbm_watson = seo_Sx_ex_ex_ec = seo_Sx_ex_ex_ex_bkdf	Description This project can be used This example reads Acce This is a bare minimum e This demo demonstrates This demo demonstrates This demo demonstrates This demo demonstrates This example does a HM	o get SE05X platform information. rometer data via the I2C master inter ample for se050. This gets the amoun connection to AWS IoT Console using connection to AZURE IOTHUB using pre connection to Google Cloud Platform ic curve cryptography signing and ver IC Key derivation operation based on	t of free memory. pre-provisioned -provisioned devi using pre-provis the info and salt.	% I ⊞
amples pe to filter ame Second Secon	Description This project can be used This example reads Acco This is a bare minimum e This demo demonstrates This demo demonstrates This demo demonstrates This demo demonstrates This demo demonstrates This example does a ellij This example does a Me	o get SE05X platform information. erometer data via the I2C master inter ample for se050. This gets the amoun connection to AWS IoT Console using pre connection to Google Cloud Platform connection to Google Cloud Platform connection to IBM Watson IoT platform (c curve cryptography signing and ver to Key derivation operation based on age Digest hashing operation.	to free memory. pre-provisioned -provisioned devi using pre-provis ify operation. the info and salt.	<u>%</u>
amples pe to filter ame Second Secon	Description This project can be used This example reads Acce This is a bare minimum e This demo demonstrates This demo demonstrates This demo demonstrates This example does a elli This example does a HM This example does a RS4	o get SE05X platform information. rrometer data via the I2C master inter ample for se050. This gets the amoun connection to AWS IoT Console using connection to Google Cloud Platform connection to IBM Watson IoT platforn tic curve cryptography signing and ver IC Key derivation operation Assed age Digest hashing operation. signing and verify operation.	t of free memory. pre-provisioned devi. using pre-provisi m using pre-provisi the info and salt.	<u>%</u> ■
amples pre to filter tame Sec5x_GetInfo Sec5x_GetInfo Sec5x_I2cMaster Sec5x_I2cMaster Sec5x_cloud_axure Sec5x_cloud_acure Sec5x_cloud_gcp Sec5x_cloud_jcm_watson Sec5x_cloud_jim_watson Sec5x_ex_md Sec5x_ex_md Sec5x_ex_md Sec5x_ex_md Sec5x_ex_soa Sec5x	Description This project can be used This example reads Acce This is a bare minimum e This demo demonstrates This demo demonstrates This demo demonstrates This demo demonstrates This example does a ellij This example does a HM This example does a AM This example does a Sym	o get SE05X platform information. erometer data via the I2C master inter ample for se050. This gets the amoun connection to AWS IoT Console using connection to Google Cloud Platform connection to IBM Watson IoT platform tic curve cryptography signing and veri C Key derivation operation. Toge Digest hashing operation. Berlic cryptography AES encryption at the curve curve the curve cu	Kersion Kersion	A ■

4. The projects you selected should now be visible in your MCUXpresso workspace as shown Figure 10:



4.5 Build, run and debug project example

After importing the project examples in our MCUXpresso workspace, follow these instructions to build, run and debug a project:



1. Attach a USB cable from the computer to the Debug Link USB connector as shown in <u>Figure 11</u>.

- 2. Launch and setup TeraTerm application as shown in Figure 12:
 - a. Click *Serial* option and select from the drop down list the COM port number assigned to your LPC55S69 board
 - b. Go to Setup > Serial Port and configure the terminal to 115200 baud rate, 8 data bits, no parity and 1 stop bit and click OK.

				on.	015900	<u>N</u> ew setting
ra Term: New cor	nnection	×	3	p <u>e</u> ea:		
O TCP/IP	Host: myhost.example.com			ata.		Cancel
	History		<u>s</u>	top bits:	1 bit v	Help
	● SSH SSH version: SSH2	~	E	low control:	none ~	
	O Other IP version: AUTO	~		Transi	nit delay	
				0	msec/ <u>c</u> har 0	msec/line
Serial	Port: COM44: mbed Serial Port [COM44]	_ ~ _	De	vice Friendly	Name: mbed Serial	Port (COM44)
	OK Cancel <u>H</u> elp		De De Pri Dr	vice Instance vice Manufact ovider Name: 1 iver Date: 8-24	ID: USB\VID_0D28& urer: mbed nbed -2009	PID_0204&MI_01\024000
			Dr	iver Version: 2	.0.2.0	
			c			>

3. Note: The default build configuration of the Plug & Trust middleware ≥ V04.02.xx generates code for the OM-SE050ARD-E development board. You need to adapt settings in the feature header file fsl sss ftr.h in case you are using a different

EdgeLock secure element development board or a different secure element product IC. The settings are described in <u>Section 4.6</u>.

4. Go to the MCUXpresso Quickstart Panel and click the *Build* button as shown in Figure 13. Wait a few seconds and check that the build process has finished successfully in the MCUXpresso console window.



5. Go to the MCUXpresso Quickstart Panel and click the *Debug* button as shown in <u>Figure 14</u>. If there is more than one probe attached, you have to select the CMSIS-DAP debug probe from the list. Wait a few seconds until the project executes.

		Robes discovered				- 0	×	Qu	ick Access
roj № <mark>% Peri III Reg ‡ Faults [©] □</mark> © % # % % • ° § Ipcxpresso55s69_se05x_Minimal <debug> ^</debug>	🎱 Welcome ୪ ଦ ଦ 🖶 🧬	Connect to target: LPC55S69 1 probe found. Select the probe t	o use:					36/pages/registered.htm	· · ·
Project Settings		Available attached prob	es						
Includes CMSIS		Name	Serial number/ID	Туре	Manufa	IDE Debug	Mode		
😂 board		LPC-LINK2 CMSIS-DAP V5.224	ERA3CQLQ	LinkServe	NXP Sem	Non-Stop			
Scomponent									
A device		-						Let I WWW	
2 libs								and a second second second second	
😕 mbedtls								The Martine Contract of the Contract	
😕 se_hostlib									
29 source		Supported Probes (tick/untick to e	enable/disable)						
a startup		MCOXpresso IDE LinkServer (II	nc. CMSIS-DAP) probe	15					
Debug		SEGGER Link probes						CUs based on ARM® It offers advanced editing	
2 doc		SEGOEK FEINK probes						ce and profiling, multicore	
EULA.pdf		Probe search options							
Ca Third Darty License ndf		Search again							
ckst 🛱 🕬 Variables 🍫 Breakp 📟 🗖	Installed SE	Remember my selection (for this	s Launch configuration	1)					
Suild	PacketSize								
🧹 Clean	Reference (Ø			OK	Can	cel		
hug your project	HasSWV = F/ HasETM = F/	ALSE							
the set of	HasJTAG =	TRUE							
A Debug	HasSWD = TH	RUE							
• Terminate, Build and Debug	Probe Type Probe Refer	rence Count = 0							
scellaneous	in our merer	chee counte - o							
· · · · · · · · · · · · · · · · · · ·	<								· · · ·
			0					1.00	

AN12542 Application note

6. You might be asked to select the SWD device configuration. You can use the default one as shown in <u>Figure 15</u>:

						Q	iick Access 🗄 😰 🔀
Proj 🗱 🔀 Peri 💷 Reg 🎋 Faults	🗢 🗖 🕥 Welcor	me 🛿 🖻 se05x_Minimal	.c				- 0
🖻 🥵 🖶 🍫		X			>	01036/pages/registered.htm	v 🕨 💽
Ipcxpresso55s69_se05x_Minimal <d< p=""></d<>	ebug> ^						
Project Settings		SWD Configuration	12 C			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	^
> 🐝 Binaries		2 available SWD Devi	ces detected.				
> 🗊 Includes		Target 'Cortex-M33' ha	as been selected.				
> 🥴 CMSIS		Dev Name	TAPId	Details			
board		Cevin Ivenine	Overhad	ADID:94770001			
See Component		U 1 Center M33	Ox6ba0	APID:04770001			
4 device		I Contex-Miss	0x00a0	APID:04770001			
(B) drivers						A Comment of the second s	
Competition and the set of the se							
CB seurce							
(B startup						2	
G utilities		(?)			OK Cancel		
Debug						sors. It offers advanced editing	
R doc		- com	pming, una accoug	ging nonunca mur uno traunit	п от тоо-арооно осоодуну чена, о	trace and profiling, multicore	
	*	debi	ugging, and integra	ated configuration tools.			~
FULA ndf		Documer	itation				
FIII A ndf	>			Console 😫 🖉 Terminal	Reference failer III Deburgere Consul	e 🕹 😵 🖬 🖬 = 🔍 🛃	• • • • •
FIII A ndf	> 🗇 (installe	d SDKs 🔲 Properties 🗄	🖞 Problems 🕒 🤅		in image into 🐨 Debugger Consor		
uickst Si 00- Variables • Breakp		d SDKs 🔲 Properties 🖁	9 se05x Minima	0	image into se Debugger Consol		
G Fill A ouff uickst 88 ∞- Variables ® Breakp		d SDKs Properties Console [lpcxpresso55s6 3 **** Incremental	9_se05x_Minima Build of con	l] nfiguration Debug f	or project lpcxpresso55s69	se05x Minimal ****	~
FIII A ndf ickst., x ··· Variables Breakp., Build Clean	CDT Build CDT Build 15:19:2 make -r	d SDKs Properties 2 Console [Ipcxpresso5566 3 **** Incremental -j4 all	9_se05x_Minima Build of con	l] nfiguration Debug f	or project 1pcxpresso55s69	_se05x_Minimal ****	^
Fill A ndf uickst St 00-Variables % Breakp Suid Clean	CDT Build CDT Build CDT Build 15:19:2 make -r make: N	ed SDKs Properties Console [Ipcxpresso55s6 3 **** Incremental -j4 all othing to be done	Problems 9_se05x_Minima Build of con for 'all'.	l] nfiguration Debug f	on project lpcxpresso55s69	_se05x_Minimal ****	^
A FII A rxH Uickst., SI OF Variables % Breakp Build Clean Rebug your project	CDT Build CDT Build 15:19:2 make -r make: N	ed SDKs Properties Console [Ipcxpresso55s6 3 **** Incremental -j4 all othing to be done	Seo5x_Minima Build of confor 'all'.	l] nfiguration Debug f	m image into the Debugger Consol	_se05x_Minimal ****	^
A FII A ndf Lickst 32 OF Variables *• Breakp Build buil	O Installe CDT Build 15:19:2 make - r make: N 15:19:2	ed SDKs Properties Console [lpcxpresso55st 3 **** Incremental -j4 all othing to be done 4 Build Finished.	SyseO5x_Minima Build of con for 'all'.	nfiguration Debug f warnings. (took 680	m image into the Debugger Consol or project lpcxpresso55s69 ms)	_se05x_Minimal ****	~
BII A nuff uickst. 12 0× Variables *• Breakp Suid Clean Debug your project Debug Tompiate Build and Debug	 O Installe CDT Build 15:19:2 make : N 15:19:2 	ed SDKs Properties & Console [Ipcxpresso55st 3 **** Incremental -j4 all othing to be done 4 Build Finished.	<pre>Problems @ 1 59_se05x_Minima Build of con for 'all'. 9 errors, 0 v</pre>	nfiguration Debug f warnings. (took 680	m mage mo we beologger comon	_seð5x_Minimal ****	~
A Fill A nuff uickst		ed SDKs Properties 2 Console (pcxpresso55sf 3 *** Incremental -j4 all othing to be done 4 Build Finished.	Problems () 59_se05x_Minima Build of con for 'all'. 0 errors, 0 v	nfiguration Debug f warnings. (took 680	m image mot we bedugger consor or project lpcxpresso55s69 ms)	se05x Minimal ****	^
A Fill A net dictet. R1 Pro-Variables % Breakp Clean build Clean bebug your project S for Debug for Centinate, Build and Debug fiscellaneous		ed SDKs Properties 2 Console [!pcxpresso55sf 3 *** Incremental -j4 all othing to be done 4 Build Finished.	Problems UP 9_seOSx_Minima Build of cou for 'all'. 0 errors, 0 u	n] nfiguration Debug f warnings. (took 680	ms)	_se05x_Minimal ****	^

Figure 15. Select SWD device configuration

7. When it executes, it will automatically stop in a breakpoint. Click on *Resume* to allow the software to continue its execution as shown in Figure 16.

Image: Second Secon	Edit Source Refactor Navigate Search Pr	viect ConfiaTools Run Analysis FreeRTOS Window Help	
Quick Access]	📓 🐚 🛡 🗣 🐐 📸 🖉 🍤 🕲 🕶 🔛 🔌	▶ ■ ■ 料 3. (3. (2) 再 32) ● 10 ● 3. (3. (2) ● 1 2 (2) ↓ 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	⇔ ▼ ⇔ ▼
a) 1 b) 1 c) 1			Quick Access
Image: Second	i 🛛 🕏 Peri 📖 Reg. 🌞 Faults 🔍 🗖	Phun St	* * ** *
<pre>ide</pre>		 Inread #1 1 (Suspended : Breakpoint) main() at an are main including outfor 	
<pre>a e_uscp03_public a e_usc_authin b e_us</pre>	D ev a71ch scn03 h	- mainy at expassional inclusion of control of the second se	
<pre>> @ exist, auth h > @ exi</pre>	> E ex. scp03. puf.h	R calls Minimal c R million Starth at 0x20006040 R av ere main inch 12	
<pre>> @ exist, booth > @ exist, booth > @ exist, booth > @ exist, booth > @ exist, main(inc, firmK84th > @ exist, main(inc, firmK84th > @ exist, main(inc, firmK84th > @ exist, main(inc, firmK84th) @ exist, main(inc, firmK84th) > @ exist, main(inc, fir</pre>	> 🖻 ex_sss_auth.h	M Second within the status - AStatus SCC English	
<pre>> @ exiss,main_circettos,inch > @ exiss,main_circettos > @ exiss,m</pre>	> 🖻 ex_sss_boot.h	110 const char *portName:	
<pre>> @ cuss, main (in, funkkith) > @ cuss, part (in, funkkith) ></pre>	> 🖻 ex_sss_main_freeRTOS_inc.h	120	
<pre>> A exist, main (in, climit h) = A exist, main (in, climi</pre>	> 🖻 ex_sss_main_inc_frdmk64f.h	121 #1F EX_SSS_BOOT_EXPOSE_ARGC_ARGV	
<pre>bit @uss.mail.mc_sdoth Bec.sss.mail.mc_ipcopresso Bec.sss.mail.mc_ipcopresso Bec.sss.mail.mc_ipcopresso Bec.sss.mail.mc_ipcopresso Bec.sss.mail.mc_ipcopresso Bec.sss.mail.mc_ipcopresso Bec.sss.mail.mc_ipcopresso Bec.sss.mail.mc_ipcopresso Bec.sss.path.stakk.bm(); Bec.sss.path.stakk.bm();</pre>	> 🖻 ex_sss_main_inc_imx_rt.h	122 gex_sss_argc = argc; 123 gex_sss_argv = argv;	
<pre>bit @.vss.mail.mc.inuch</pre>	> A ex_sss_main_inc_ksdk.h	124 #endif // EX SSS BOOT EXPOSE ARGC ARGV	
<pre>bit @v.SS.mail.ukd, _poperson</pre>	> Le ex_sss_main_inc_linux.h	125	
<pre>> id dx38_main_india) @ dx_sst_optidia) @ dx_sst_optidia</pre>	> Le ex_sss_main_inc_lpcxpresso:	126 #ifdef HAVE_KSDK	
<pre>> # @_SS_colunt > # @_SS_</pre>	> M ex_sss_main_inc.h	<pre>127 ex_sss_main_ksdk_bm();</pre>	
<pre>bit @vsis.poils. bit @vsis.poils. b</pre>	> M ex_sss_objid.h	128 #endif // HAVE_KSDK	
<pre>> # @C03.2409.3409.1 > @ ccsss. > @ ccsss. ided_ 10 over project > @ bebug * Debug * Debug</pre> > <pre>> # @C03.2409.3409.1 > @ ccsss. > # modif // defined(_linux_) && defined(TioI2C) && SSS_HAVE_APPLET_SE05X_IOT 113 113 113 113 113 113 113 113 113 11</pre>	> w ex_sss_ports.n	120 #if defined(linux) && defined(T1oT2C) && SSS HAVE APPLET SE05X TOT	
122 Hendst // / defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 122 Hendst // / defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 123 Hendst // / defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 124 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 125 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 126 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 127 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 126 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 127 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 128 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 129 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 128 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 129 Hendst // defined(_linux_) %& defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 120 Hendst // defined(_linux_) % Hendst // defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 129 Hendst // defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT Hendst // defined(TloI2C) && SSS_HAVE_APPLET_SEGSX_IOT 129	ex_sss_scpus_keys.n	and exists main linux conf():	
it is goadshi it i	> in ex_sss_tp_scpus_keys.n	132 #endif // defined(linux) && defined(T1oI2C) && SSS_HAVE_APPLET_SE05X_IOT	
idet idex	> Lei ex_sss.n	133	~
ckdt 20 //w Variables % Breakp Imatalled SDKs Imported % Properties % Problems Imported % Promised % Promised % Provide % Pr			>
Cac 1 W Vallades "spread- Cac 1 W Vallades "spread- Boorerso Sold 200 (C/- NOZ Berninda and molecular of Cabooe a grienman and the cabooe a grienman and t			
Idyour project Image: Set of the set	ckst 23 (VP variables *• Breakp	Tristalied SDKs 🛄 Properties 🛄 Problems 🖨 Console 🛤 % (eminal 🖬 image into 🧃 Debugger Console 👘 🖷 🕷 🕷 🗰 📾 🕷	
iid your project [Pk.Ukpresso Seminosting leinet console for ipcxpressossos_sebsx_minimal Limserver Debug started on port 0009/ g 127.0.0.1, of Clean b Build Clean b Debug • Terminate, Build and Debug • Terminate, Build and Debug • • • • • • • • • • • • • • • • • • •	A 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	pcxpresso55s69_se05x_Minimal LinkServer Debug [C/C++ (NXP Semiconductors) MCU Application] [pcxpresso55s69_se05x_Minimal.axt	
Build Statid Clean Clean bug your project C P Debug * Terminate, Build and Debug *	ild your project	[ncuxpresso seminosting leinet console for lpcxpressossog_sedox_ninimal Linkserver bedug started on po	LE 00031 @ 151.0.0.1
Stalid Clean bug your project ID ▼ II ♥ Debug ♥ Terminate, Build and Debug ▼ terminate, Build and Debug	na jour project		
✓ Clean btug your project IS - IE ♥ Debug ▼ ♥ Terminate, Build and Debug > > >	Suild		
bug your project L + 2	Clean		
	bug your project 💽 👻		
v Lebug ♦ Terminate, Build and Debug × <			
Preminate, Build and Debug	Nº Debug		
	* Terminate, Build and Debug		
	,		

Figure 16. Run projects in MCUXpresso workspace

8. Once the program execution begins, logs are printed on the terminal application indicating the execution status. For the se05x Minimal project example, the logs

should indicate the available memory in the secure element (in this case, 20820) as can be seen in Figure 17:

TV	COM4	14 - Tera	Term VT													-]	×
<u>F</u> ile	Edit	Setup	Control																
App	:	INFO	:PlugAn	dTr	ust	_v04.0	91.0	0_20	221	1217									^
SSS	:	INFO	:atr (L	en=	35))													
			01	AØ	00	00	03	96	04	03	E8	00	FE	02	ØB	03	E8	00	
			01	00	00	00	00	64	13	88	ØA	00	65	53	45	30	35	31	
			00	00	00														
App	:	INFO	mem=32	767	٦.														
App	:	INFO	:se05x	Min	ima	al Exam	nple	Su	cce	ss !!	!								
App	:	INFO	:ex_sss	Fi	nis	shed													

9. The same operation can be repeated with any of the other Plug & Trust middleware project examples.

4.6 Product specific build settings

The NXP Plug & Trust middleware supports the SE05x Secure Element, the A5000 Secure Authenticator, and the legacy A71CH products.

The Plug & Trust Middleware uses the feature file $fsl_sss_ftr.h$ to select a dedicated EdgeLock product IC and the corresponding IoT applet or Authenticator application. The fsl sss ftr.h header file is located in the project source folder.

The SE050 product identification can be obtained as described in <u>AN12436</u> chapter 1 *Product Information*. <u>AN12973</u> describes the same procedure for the SE051 product family.

The fsl_sss_ftr.h header file includes several compilation options to select a dedicated product variant like: PTWM_Applet, PTMW_FIPS, PTMW_SE05X_Ver, PTMW_SE05X_Auth and PTMW_SCP.

Select the desired value of the compilation option by setting exclusively the corresponding C-preprocessor define to 1 (enable). All other values for the same option (represented by C-preprocessor defines) must be set to 0.

Example: Assign the value SE050_E to the compilation option PTWM_Applet.

EdgeLock SE05x Quick start guide with LPC55S69



The following tables show the required PTMW options to build the MCUXpresso SDK for a dedicated product variant. The SSSFTR_SE05X_RSA option is used to optimize the memory footprint for product variants that do not support RSA.

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050E Dev. Board OM-SE050ARD-E	A921	SSS_ HAVE_	SSS_ HAVE_	SSS_ HAVE_	any option	SSS_ HAVE_	disabled
SE050E2	A921	APPLET_ SE05X_E	FIPS_ NONE	SE05X_ VER_ 07_02		SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	

Table 3. Feature file fsl_sss_ftr.h settings for SE050E product variants

EdgeLock SE05x Quick start guide with LPC55S69

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050F Dev.Board OM-SE050ARD-F	A92A	SSS_ HAVE_	SSS_ HAVE_	SSS_ HAVE_	SSS_HAVE_SE05X_AUTH_ PLATFSCP03	SSS_ HAVE_	enabled
SE050F2	A92A	APPLET_ SE05X_C	FIPS_ SE050	SE05X_ VER_ 03_XX	Or SSS_HAVE_SE05X_AUTH_ USERID_PLATFSCP03 Or SSS_HAVE_SE05X_AUTH_ AESKEY_PLATFSCP03 Or SSS_HAVE_SE05X_AUTH_ ECKEY_PLATFSCP03	SCP_ SCP03_ SSS	

Table 4. Feature file fsl_sss_ftr.h settings for SE050F product variants

Table 5. Feature file fsl_sss_ftr.h settings for SE050 Previous Generation product variants

Variant I	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050A1	A204	SSS	SSS_	SSS_	any	SSS_	disabled
SE050A2	A205	HAVE_	HAVE_	HAVE_	option	HAVE_	
		APPLET_	FIPS_	SE05X_		SCP_NONE	
		SE05X_A	NONE	VER_		or	
				03_XX		SSS_ HAVE_	
						SCP_	
						SCP03_	
						555	
SE050B1	A202	SSS_	SSS_	sss_	any	sss_	enabled
SE050B2	A203	HAVE_	HAVE_	HAVE_	option	HAVE_	
		APPLET_	FIPS_	SE05X	-	SCP_NONE	
		SE05X_B	NONE	VER_		or	
				03_XX		SSS_ HAVE_	
						SCP_	
						SCP03_	
						SSS	
SE050C1	A200	SSS_	SSS_	SSS_	any	sss_	enabled
SE050C2	A201	HAVE_	HAVE_	HAVE_	option	HAVE_	
SE050 Dev Board	A1F4	APPLET_	FIPS_	SE05X_	-	SCP_NONE	
OM-SE050ARD		SE05X_C	NONE	VER_		or	
				03_XX		SSS_	
						SCP	
						SCP03	
						SSS -	

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050F2	A77E ^[1]	SSS_ HAVE_ APPLET_ SE05X_C	SSS_ HAVE_ FIPS_ SE050	SSS_ HAVE_ SE05X_ VER_ 03_XX	SSS_HAVE_SE05X_AUTH_ PLATFSCP03 or SSS_HAVE_SE05X_AUTH_ USERID_PLATFSCP03 or SSS_HAVE_SE05X_AUTH_ AESKEY_PLATFSCP03 or SSS_HAVE_SE05X_AUTH_ ECKEY_PLATFSCP03	SSS_ HAVE_ SCP_ SCP03_ SSS	enabled

Table 5. Feature file fsl_sss_ftr.h settings for SE050 Previous Generation product variants...continued

[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Table 6. Feature file fsl_sss_ftr.h settings for SE051 product variants

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE051A2	A920	SSS_ HAVE_ APPLET_ SE05X_A	SSS_ HAVE_ FIPS_ NONE	SSS_ HAVE_ SE05X_ VER_ 07_02	any option	SSS_ HAVE_ SCP_NONE Or SSS_ HAVE_ SCP_ SCP03_ SSS	disabled
SE051C2	A8FA	SSS_ HAVE_ APPLET_ SE05X_C	SSS_ HAVE_ FIPS_ NONE	SSS_ HAVE_ SE05X_ VER_ 07_02	any option	SSS_ HAVE_ SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	enabled
SE051W2	A739	SSS_ HAVE_ APPLET_ SE05X_C	SSS_ HAVE_ FIPS_ NONE	SSS_ HAVE_ SE05X_ VER_ 07_02	any option	SSS_ HAVE_ SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	enabled

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Applet	FIPS	SE05X		SCP	SE05X_
				Ver			RSA
SE051A2	A565	SSS_	sss_	sss_	any	SSS_	disabled
		HAVE_	HAVE_	HAVE_	option	HAVE_	
		APPLET_	FIPS_	SE05X		SCP_NONE	
		SE05X_A	NONE	VER_		or	
				06_00		SSS_	
						HAVE_	
						SCP_	
						SSS	
SE051C2	A564	999	999	999	anv	000	enabled
		HAVE	HAVE	HAVE	ontion	HAVE	
			ETDC	SE05V	option	SCP NONE	
		SF05X C	NONE	VER	-	or	
		DECOX_C	NONE			SSS	
				VER		HAVE	
				06 00		SCP_	
						SCP03_	
						SSS	

Table 6. Feature file fsl_sss_ftr.h settings for SE051 product variants...continued

Table 7. Feature file fsl_sss_ftr.h settings for A5000 product variants

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
OM-A5000ARD	A736	SSS_	sss_	sss_	any	SSS_	disabled
A5000	A736	HAVE_ APPLET_ AUTH	HAVE_ FIPS_ NONE	HAVE_ SE05X_ VER_ 07_02	option	HAVE_ SCP_NONE or SSS_ HAVE_ SCP_ SCP03_ SSS	

4.6.1 Example: SE050E build settings

The following images show the configuration for the SE050E development board OM-SE05ARD-E according to $\underline{\text{Table 3}}$.

1. Select the Applet variant SE050E.

EdgeLock SE05x Quick start guide with LPC55S69



2. Select FIPS none.



AN12542 Application note

EdgeLock SE05x Quick start guide with LPC55S69

3. Select Applet version 7.02.

SE050Ese05x_Minimal/sourc	e/fsl_sss_ftr.h - MCUXpresso IDE
<u>File Edit Source Refactor Navigate Search E</u>	roject ConfigTools <u>R</u> un RTOS Analysis <u>W</u> indow <u>H</u> elp
🔁 🗕 🔚 🕞 🖌 🍕 🗕 📾 🖓 🐤 📃 🖉	D= II = X Z. (?). (?) = 🛪 🖡 🗰 🖬 🖷 Z. (?). (?) = 🕅 🙆 🔥
陷 P 🔀 🚟 R 🚸 F 🚼 P 🖓 🖬 🔝 fsl_	sss_ftr.h ⊠
🖻 🔄 🍞 🖶 🗞 🔳 🔻 🖇 93	
✓ 🚝 se05x_Minimal < Debug> 94€	/** PTMW_SE05X_Ver : SE05X Applet version.
> Project Settings 95	*
> 🖑 Binaries 96	* Selection of Applet version 03_XX enables SE050 features.
> 🔊 Includes 97	* Selection of Applet version 06_00 enables SE051 features.
> 🔑 CMSIS 98	*
> 🎦 board 99	*/
> 🔁 component 100	
> 🔑 device 101	/** SE050 */
> 🔑 drivers	<pre>#define SSS_HAVE_SE05X_VER_03_XX 0</pre>
> 🔁 mbedtls 103	
> 104	/** SE051 */
> 🔁 se_hostlib 105	#define SSS_HAVE_SE05X_VER_06_00 0
✓ 29 source 106	
> h fsl_sss_ftr.h 107	/** SE051 */
> c se05x_Minimal.c 108	<pre>#define SSS_HAVE_SE05X_VER_07_02 1</pre>
Figure 21. Feature file fsl_sss	_ftr.h - Option PTMW_SE05x_Ver

4. In this example we use plain communication. Plain communication for the example execution is enabled by selecting the following options:

- Set the #define SSS_HAVE_SE05X_AUTH_NONE option to 1 and disable all other options be setting the flags to 0.
- Set the #define SSS_HAVE_SCP_NONE option to 1 and disable all other options be setting the flags to 0.

How to enable Platform SCP is described in <u>Section 6.3</u>.

EdgeLock SE05x Quick start guide with LPC55S69





5. To reduce the Plug & Trust middleware memory footprint we disable RSA for the SE050E product variant.

EdgeLock SE05x Quick start guide with LPC55S69



5 Import project examples from CMake-based build system

This section explains how to run the example projects using the CMake-based build system. Although this offers the possibility to quickly build the same example code for multiple platforms, the debug experience may be affected by MCUxpresso not being able to make use of the defines chosen in CMAKE.

5.1 Prerequisites

The following tools are required to run projects generated from the CMake-based build system:

- 1. MCUXpresso IDE. Check <u>Section 7</u> for detailed installation instructions.
- 2. CMake. Check Section 8 for detailed installation instructions.
- 3. Python ≥ 3.7.x and ≤ 3.9.x 32-bit version. Check <u>Section 9</u> for detailed installation instructions.
- 4. TeraTerm (or an equivalent serial application). You can download and run TeraTerm installer from this <u>link</u>.

5.2 Download Plug & Trust middleware

Follow these steps to download the Plug & Trust middleware in your local machine:

1. Download Plug & Trust middleware from the NXP website.

> • 🛧 💺 > This	s PC > Local Disk (C:)			
Terre Pictures * ^	Name	Date modified	Туре	Size
Music	Intel	2/25/2019 4:12 AM	File folder	
Projects	DXP	3/7/2019 1:28 AM	File folder	
🔚 Videos	PEMicro	3/7/2019 1:34 AM	File folder	
Cos Drive	PerfLogs	4/11/2018 4:38 PM	File folder	
CheDrive	Program Files	3/11/2019 4:05 AM	File folder	
SThis PC	Program Files (x86)	3/11/2019 3:28 AM	File folder	
🔓 3D Objects	Projects	3/11/2019 6:17 AM	File folder	
esktop	Pvthon27	3/11/2019 4:53 AM	File folder	
Documents	se05x_middleware	3/11/2019 6:27 AM	File folder	
Downloads	Users	2/25/2019 5:06 AM	File folder	
Music	Windows	3/11/2019 3:38 AM	File folder	
Dictures	Recovery	2/25/2019 12:46 PM	Text Document	0 K
Fictures				
Videos				
Local Disk (C:)				
USB DISK (E:)				
LISP DISK (E)				

2. Create a folder called **se05x_middleware** in C: directory as shown in Figure 25:

 Unzip the Plug & Trust middleware inside the se05x_middleware folder. After unzipping, you will see a folder called simw-top created. The contents of the simwtop directory should look as they appear in Figure 26:

* ↑ his PC > OS			V O Search simw-top		
	Name	Date modified	Туре	Size	
ICK access	akm	28/07/2020 10:22	File folder		
bileKnowledge	binaries	28/07/2020 10:22	File folder		
eDrive - MobileKnowledge	📙 demos	28/07/2020 10:22	File folder		
conve mobileknowledge	🔥 doc	28/07/2020 10:22	File folder		
s PC	ext	28/07/2020 10:22	File folder		
D Objects	hostlib	28/07/2020 10:22	File folder		
esktop	🔒 mal	28/07/2020 10:22	File folder		
ocuments	nxp_iot_agent	28/07/2020 10:22	File folder		
ownloads	projects	28/07/2020 10:22	File folder		
willoads	- pycli	28/07/2020 10:22	File folder		
usic	scripts	28/07/2020 10:22	File folder		
ictures	sss 🔜	28/07/2020 10:22	File folder		
ideos	📊 tools	28/07/2020 10:22	File folder		
IS (C:)	Android.mk	02/04/2020 22:52	MK File	7 KB	
ture de	CleanSpec.mk	02/04/2020 22:52	MK File	2 KB	
IWOIK	CMakeLists.txt	02/04/2020 22:52	Text Document	4 KB	
	EULA.pdf	02/04/2020 22:52	Adobe Acrobat D	134 KB	

Note: It is recommended to keep $se05x_middleware$ with the <u>shortest</u> path possible and <u>without spaces</u> in it. This avoids some issues that could appear when building the middleware if the path contains spaces.

5.3 Build Plug & Trust middleware project examples

The Plug & Trust middleware uses CMake for building the project examples into your local machine. To build Plug & Trust middleware, open a Command Prompt and follow the steps shown in Figure 27:

- Go to the folder where you unzipped the SE05x middleware:
 (1) Send >> cd C:\se05x middleware\simw-top\scripts
- Define the environment:
 (2) Send >> env setup.bat
- 3. Generate the Plug & Trust middleware project examples:
 - (3) Send >> create_cmake_projects.py Note: This command may take a few seconds to complete.

	_	>
licrosoft Windows [Version 10.0.18362.476] () 2019 Microsoft Corporation. All rights reserved.		
:\Users\Jordi Jofre>cd C:\se05x_middleware\simw-top\scripts		
::\se050_middleware\simw-top\scripts>env_setup.bat		
* Visual Studio 2017 Developer Command Prompt v15.9.7 * Copyright (c) 2017 Microsoft Corporation		
vcvarsall.bat] Environment initialized for: 'x86'		
:\se05x_middleware\simw-top\scripts>create_cmake_projects.py ould not find '"C.\Program Files\CMake\bin"\cmake.exe'. Assuming 'cmake.exe' is in path and running.		
<pre>### Connect to Secure Element from PC cmake -DApplet=SE050 C -OHOSt=PCWindows -DHostCrypto=MBEDTLS -DCMAKE_BUILD_TYPE=Debug -A Win32 - Selecting Windows SOK version 10.0.17763.0 to target Windows 10.0.18362. - BUILD_TYPE: Debug - CMAKE_CXX_COMPILER ID = MSVC - CMAKE_SYSTEM_NAME = Windows - SE05X_AUTh - None - SE05X_AUTh - None - Generating done</pre>		
:\se05x_middleware\simw-top\scripts>		

4. Your project directory should now contain two folders: a (1) simw-top folder and a (2) simw-top build folder as shown in Figure 28:

	PC → OS (C:) → se05x_middleware		ې د	Search se05x_middleware
	Name	Date modified	Туре	Size
Quick access	1 📙 simw-top	28/07/2020 10:22	File folder	
MobileKnowledge	2 📙 simw-top_build	28/07/2020 10:22	File folder	
OneDrive - MobileKnow	ledge			
Figure 28.	SE05x middleware pro	oject structure		

5.4 Import PlugAndTrustMW project example in MCUXpresso workspace

After generating the projects in your local machine using the create_cmake_projects.py script, we need to import the *PlugAndTrustMW* project example in our MCUXpresso workspace. Follow these steps to import a project:

Go to *File* → *Import* using the top bar menu as shown in <u>Figure 29</u>.
 Note: In this case, do not use the MCUXpresso Quickstart Panel to import project.

Open File Open Projects from File Syste	Alt+Shift+N >			
Recent Files	>	P D Welcor	ie 🕒 Welcome 🛙	- 6
Close Close All	Ctrl+W Ctrl+Shift+W		File///C/mp/MCUXpressolE_11.0.0_2516/ide/plugins/com.ct.lpc:presso.brand_11.0.0.201903281035/pages/registered.htm	~ Þ
Save	Ctrl+S		MCUXpresso IDE	
Save As				
Save All	Ctrl+Shift+S			
Revert				
Move				
Rename	F2			
Refresh	F5			
Convert Line Delimiters To	>			
Print	Ctrl+P		Welcome to MCUXpresso IDE v11.0.0	
Incode			MCUXoresso IDE provides an easy-to-use Eclipse-based development environment for NXP MCUs based on ARM®	
Export			Controx®-Micores, including LPC and Kinetis microcontrollers and LNX RT crossover processors. It offers advanced editing, complian, and debusing features with the addition of MULLsneetife debusing views, conditions, multicore, compliant, and debusing features with the addition of MULLsneetife debusing views.	
coport			debugging, and integrated configuration tools.	
Properties	Alt+Enter		Documentation	
Switch Workspace	>		For information on how to get started with MCUXpresso IDE, as well as how to use many of the more powerful features, classe concerning the suprofield MCUXpresso IDE (lase register) and the help many.	
Restart			10V. Descrite Deschart Control 20 Reminist Descrite And American Adultance of Statistics and Sta	
Exit		u unstalle	a subs 📋 Properties 🚉 Properties 🔮 Console 🐹 🧬 lerminal 📷 mage into 🔋 Memory 🕬 Heap and stack Usage 🖓 Debugger Console 🛅 🗳 *	
MCUXpresso IDE No project selected	- Quickstart Panel	^		
Create or import a project				
Mew project Import SDK example Import project(s) fro	t(s) m file system			
Build your project				
bana Joan project				
Suild Clean		~		

2. In the import wizard menu, select import "*Existing Projects into Workspace*" from the *General* folder as shown in Figure 30:

	M Import	- 0 X	Quick Access
Project 22 📆 Periphe IIII Registres 🎲 Faults 🔍 🖬 E 🔞 🖶 ⊕ 🖬 ♥ ▽	Wetco Select Create new projects from an archive file or directory. Select Select an import wizard: type filter text		2.020955281035/page/registered.htm
Qui_ 22 (** Vari_ 2: Outi_ % Bre_ (** Go_ =)	P Incodepose comp nows P Incode New York	2 Cancel	w to use many of the more powerful features, analytic from the Help menu. any 64+ Heap and Stack Usage 👰 Debugger Console 📰 💭 ד 😭 ד 😁 1
No project selected	C DOLK	2]
Create or import a project			
Mew project Minport SDK example(s) Import SDK example(s) Import project(s) from file system			
Build your project			
Solution State			
		1	(i) NVD M/C4ENTMO12 (Coloris, sime)

3. First, we need to import Plug & Trust middleware project in MCUXpresso. For that, in the Select root directory option, browse to C:\se05x_middleware\simw-top_build or

AN12542	
Application	note

browse the location of your Plug & Trust middleware directory and click Select folder as shown in Figure 31:

Edit Novigate Search Project ConfigTools Run Analysis Di Di Di S S S S S Di	s FreeRIOS Window	Help	ressolDE_11.0.0_251) R 🖗 - 🕹 P 🤰 💺	trand_11.0.0.201905281	•• (● Ø • () + () + () + () + () + () + () + (· 수 · Quick Acces 아· V II · · · · · · · · · · · · · · · · ·	
Select root directory	Browse	C 4		> This PC > OS (C) > se05x	middleware > simw-t	op build	Search simw-top build	
O Select archive file:	Browse		Organize V	w folder		op_oute - C	list •	
Projects:			MK Collabora	tive - 20-02 NXP - SE0501 PSP	^	Name	Date modified	Type
	Select All		MK Collabora	tive - Projects Tracking		5e_x86	03-Aug-20 11:22	File fold
	Deselect All	i 🗖	MK Collabora	tive - Team plan		simw-top-eclipse_arm	03-Aug-20 11:27	File fold
	Refresh	-	MK Library -	8-01 MK - MSMP		simw-top-eclipse_arm_el2go	03-Aug-20 11:32 03-Aug-20 11:38	File fold File fold
Options Search for rested projects Copy projects into workspace Copy projects into workspace Holds projects that already exist in the workspace Working sets Add projects to working sets	New	aso A cc , an 3, ai Mi valic nsu > Mi odu	 Trus PC 3D Objects Desktop Documents Downloads Music Pictures Videos OS (C:) 			•		
Working sets:	Select	anc		Folder: simw-top_build				
		4				3	Select Folder Car	scel
		050		2.5.0	3.4.0	C:\Users\MarcoStellin\m	uxpresso\01\SDKPackages\SDK	2.5.0_FRDM
		5569		2.6.2 (233 2019-06-26)	3.5.0	👰 C:\Users\MarcoStellin\m	uxpresso\01\SDKPackages\SDK	2.6.2_LPCXp
Kext > Fini	ish Cancel							
🛠 🕸 Debug 🏘 Terminate, Build and Debug		_						
Herallanana *								

4. After selecting C:\se05x_middleware\simw-top_build folder, a project called PlugAndTrustMW-Debug@simw-top-eclipse_arm should be visible in the "projects" area. Select it and click on the Finish button to import this project into your workspace as shown in Figure 32:

e Edit Navigate Search Project ConfigTools Run FreeRTOS	Window Help				
	1	10-12 8 J % 18 0-0-9-10	A -1 (b) (0) (e) :	9 · N · to a · c ·	Quick Access
Pro. 11 9. Peri. III Pro. 45 Fau. 8154. 9 0 (01)	Nelcome 13				
888.84	C . File:///C:/nxp/MCUXpressolDE 10.3.1	2233/ide/plugins/com.crt.lpcxpresso.brand. 10.3.1.20190211	813/pages/registered/	htm	
		2			
	Impor		- U X		
	Import P	rojects		SDK CFG	
	Select a i	lirectory to search for existing Eclipse projects.		Even : +++	
				1 and the state of the state of	
	() Select	root directory: C:\se05x_middleware\simw-top_build	 Browse 		
	OSelect	archive file:	· Browse-		
	Projects:			DE !	
		lugAndTrustMW-Debug@simw-top-eclipse_arm (C:\se05x_n	ridd Select All	ecoment for NXP MCUs based on ARMS	
		untedTautMW-DebugStimutes actions of (ChatSy mi	Idle Deselect All	trossover processors. It offers advanced t debuscips views, code trace and profiling.	
		lugAndTrustMW-Debug@simw-top-eclipse_s (C:\se05x_mid	ler Refresh		
				ty is enabled, and no further activation is	
				v to use many of the more powerful features,	
	C		>	name non see reap ment.	
0	nstalled SDKs Properties Conso Options	e de se se de la se d		esurement Tool 🔝 SWO Trace Config 🛷 Search 😢 Error Log	
No c	onsoles to display at this time.	projects into workspace			
	Hide	projects that already exist in the workspace			
Quic., M- Glo., M- Vari., 99 Bre., 📴 Outl., 🗖 🔲	Working	sets			
and a second	bbA 🗆	project to working sets	New		
MCUXpresso IDE - Quickstart Panel	Working	and the second	Select		
No project selected					
Create or import a project					
Miew project					
Import project(s) from file system	3		-		
Build your project	() ()	< Beck Pinish	Cancel		
CD & bald					
Clean					
, Debug your project 🛛 🗙 + 🔛 +					
×					
e				U	



- × Quick Access 🔛 🔛 🔭 Project ... 😥 🔀 Periphe... 💷 Registers 🏘 Faults 🧮 🗖 🕥 We solDE 11.0.0 2516/ide/plugins/com.crt.lp o brand 11.0.0 201905281035/r - Þ red htm PlugAndTrustMW-Debto
 Project Settings
 Build Targets
 Shinaries
 Archives
 Includes MCUXpresso IDE °° >-/ × [Targe X NP Welcome to MCUXpresso IDE v11.0.0 development environment for NAP MOUS based of ers and LMX RT crossover processors. It offers ad "Lepecific debugging views, code trace and profile For information on how to get started with MCUXpresso IDE, as well as how to use many of the more p please consult the supplied MCUXpresso IDE User Guide. This is also available from the Help menu: stful features s 😰 Problems 📮 Console 🛛 🖉 Terminal 🙀 Image Info 🔋 Memory 🕺 Heap and Stack Usage 🙀 Debugg ole 🛃 🗳 🕶 📑 🗖 No consoles to display at this time MCUXpresso IDE - Quickstart Panel import a project 2 ort SDK ex - Build you 82 0 items selected C/C++ Indexer: (57%) workspace Figure 33. Plug & Trust middleware imported in workspace
- 5. The *PlugAndTrustMW* project should now be imported in your workspace as shown in <u>Figure 33</u>:

5.5 Import *cmake_projects_lpc55s* project example in MCUXpresso workspace

After importing the *PlugAndTrustMW* project example in MCUXpresso, we need to import the *cmake_projects_lpc55s* project example. Follow these steps:

EdgeLock SE05x Quick start guide with LPC55S69

Note: In this case, do not use the MCUXpresso Quickstart Panel to import project.

1. Go to *File* \rightarrow *Import* using the top bar menu as shown in <u>Figure 34</u>.

Open File	Alt+Shift+N >			Quick Access
Open Projects from File System Recent Files	,	④ Welcome		
Class	CH. 111		jins/com.crt.lpcxpresso.brand_11.0.0.201905281035/pages/registered.htm	~ 🕨
Close All	Ctrl+Shift+W		and the second s	
Course of the co	Chille	MCUXpresso	DE CALLER AND	
Sava Ar	Ctri+5		Tent Tent Tenterin Tenterin Annual	
Save All	Ctrl+Shift+S	5.0 0	Total Andrew Control C	
Revert		o° T		
daua.			Contraction of the second seco	
lename	F2		Constant	
Refresh	F5	6 207-2011 NOT BY		
Convert Line Delimiters To	>	CARGE AN A	Journey Lincolney Lincolney Lincolney	
Print	Ctrl+P	Weld	come to MCUXpresso IDE v11.0.0	
	Curri	MCUXpresso IDE provides an easy-	o-use Eclipse-based development environment for NXP MCUs based on ARM®	
mport		Cortex®-M cores, including LPC and	Kinetis microcontrollers and LMX RT crossover processors. It offers advanced editing,	
crport		debugging, and integrated configural	ion tools.	
roperties	Alt+Enter	Documentation		
Switch Workspace	>	For information on how to get started	with MCUXpresso IDE, as well as how to use many of the more powerful features,	
Restart				
ixit		Dinstalled SDRs Properties Problems Console 23 SP 16	Iminal 📷 image into 📋 Memory 🕬 Heap and Stack Usage 🙀 Debugger Cons	sole 🖂 😅 • 🛄 •
MCUXpresso IDE - Qui No project selected Create or import a project New project Import SDK example(s) Import spriect(s) from file	ickstart Panel			
Build your project				
Build Clean				
			U NXP MK64FT	N1M0xxx12 (frdmknimal)

2. In the import wizard menu, select import **"Existing Projects into Workspace"** from the *General* folder as shown in Figure 35:



 In the Select root directory option, browse to C:\se05x_middleware\simw-top \projects or browse the location of your LPC55S69 projects directory. Choose the cmake_projects_lpc55s project and click Select folder as shown in Figure 36:

a	Welcome 🛛	C:/nxp/MCUXpressolDE_11.0.0_251	/ide/plugins/com.crt.lpcxpresso.brand_11	0.0.201905281035/pages/registere V	□ (0>V 22 % B ■ M %	'E *2
nport Projects Select a directory to search for existing Eclipse projects.	È,	ICUXpresso IDE			Court aniat	×
Select root directory: Select archive file:	Browse	Organize New fo	inis PC > Os (C) > seox_midaleware	Name	Date modified	ii ▼ 😮
Options Search for nested projects Copy projects into workspace Cocke newly imported projects upon completion Hidra projects that already exist in the workspace Working asts Working asts Working asts	Select All Deselect All Refrain New	Anter Card Anter	86) re der: projects	3 cmate_pojet_fdmddb cmate_pojet_fdmddb cmate_pojet_pd5s cmate_pojet_pd5s cmate_pojet_pd5s cmate_pojet_pd5s	000 028-341-072-07 03-441-0772 28-14-0772 28-14-0772 28-14-0772 28-14-0772 28-14-0772 28-14-0772 28-14-0772	File fe File fe File fe File fe File fe File fe
C Cack Next> Finish	Cancel					

 After selecting C:\se05x_middleware\simw-top\projects folder, the cmake_projects_lpc55s project should be visible in the Projects area. Click Finish button to import this project into your workspace as shown in Figure 37:

] • 🗟 🕲 ⊕ • % • 🗟 ' ♡ ● • 🖾 🔌 ● 0	🖩 M (2, 19, 12) 🗮 🕱 🚺 🖬		圓	Quick Access
9 Pro 52 😤 Peri IIII Reg 🌞 Fau 🏝 Sy 📟 🗖	Welcome S			• •
E 😫 🗄 🗞 🔳 🔹 🔻	🗢 🗢 🔳 🧬 🛛 file:///C:/mxp/MCUXpress	soIDE_10.3.1_2233/ide/plugins/com.crt.lpcxpresso.brand_10.3.1.201902111813/pages/	/registered.htm	
		88 Import — C Import Projects Select and checking to search for mining Edging projects. Import Projects ® Select and detectory. C (Laddha, mukil/Reservitame-top) projects) of ~ Detect prohom for Detect prohom for		
		Projects	IDE !	
		Crmake_project_lpc55s (C\se05x_middleware\simw-top\projects\cSe	entert All economent for NXP MCUs based on ARMB possover processors. It offers advanced	
		Des	elect All c debugging views, code trace and profiling.	
		ĸ	erresh ly is enabled, and no further activation is	
			y to use many of the more powerful features,	
Quic 10+ Go 10+ Vari 9 ₀ Bre 9 <u>5</u> Dust 9	Installed SDKs Properties Const No consoles to display at this time.	Options for nested projects Copy projects into workspace Hide projects that already exist in the workspace Working sets	asurement Tool K SWO Trace Config 🛷 S	ach 🔮 firstlag 🛛 🖻 🕈 🖻 🕇
MCUXpresso IDE - Quickstart Panel		Add project to working sets Ne	w	
No project selected		Working sets. Sele	ICL	
Create or import a project New project Import project(s) from file system Import project(s) from file system		(7) Rack 2 Finish (anal	
Build your project				
Clian				
Debug your project 🙀 + 🔛 +				
×			in the last second second	
•			CrC++ Indexer: (80%)	Workspace



- 🔀 workspace Welcome page MCUXpresso IDE × Quick Access ⇔ ⇔ 💼 🗞 ▼ file:///C:/nxp/MCUXpressoIDE_11.0.0_2516/ide/plugins/com.crt.lpcxpresso.brand_11.0.0.201905281035/pages/registered.htm v 🕨 🔿 cmake_project_lpc55s <help> Project Settings Includes Debug PluaAndTrustMW-Debua@sin MCUXpresso IDE PlugAs...
 Project Ses..
 Build Targets
 *ries °° × NP Ta X Welcome to MCUXpresso IDE v11.0.0 rs and i.MX RT crossover processors. It of For information on how to get started with MCUXpresso IDE, as well as how to use many of the more please consult the supplied MCUXpresso IDE User Guide. This is also available from the Help men illed SDKs 🔲 Properties 👔 Problems 📮 Console 🕴 🍠 Terminal 🔒 Image Info 🕕 Memory 🕬= Heap and Stack Usage 🛛 🙀 Debugger Co Import SDK example(s)... Import project(s) from file sy: CDT Build Console (cmake project lpc55s) ild your project Clean · Debug your project IS - 2 - 1 🔆 🎋 Debug U NXP LPC55569+ (cmake project lpc55s
- 5. Both The *PlugAndTrustMW* and *cmake_projects_lpc55s* projects should now be imported in your workspace as shown in <u>Figure 38</u>:

Figure 38. LPC55S69 imported in workspace

The two projects need to be imported in the same MCUXpresso workspace. The <code>cmake_project_lpc55s</code> project is used to compile the binary file and debug the solution while the <code>PlugAndTrustMW-Debug@simw-top-eclipse_arm</code> project contains the source files.

Note: In order to be able to set breakpoints within the source code upfront, you need to navigate through the <code>PlugAndTrustMW-Debug@simw-top-eclipse_arm</code> project files to set the breakpoints. For instance, navigating to <code>PlugAndTrustMW-Debug@simw-top-eclipse_arm/[Source directory]/demos/se05x/se05x_Minimal directory, we can add the desired breakpoints in the project execution of the se05x_Minimal.c project example.</code>

6. Continue to <u>Section 5.6</u> for instructions about how to execute the project examples.

5.6 Execute Plug & Trust middleware examples

This section explains how to:

- List the Plug & Trust middleware test examples.
- Edit Plug & Trust middleware test example CMake options.
- Execute one Plug & Trust middleware test example.

5.6.1 List the Plug & Trust middleware examples

The Plug & Trust middleware comes with several test examples used to verify atomic SE050 security IC features. To get the list of examples, follow these steps:

- 1. Click on the arrow on the "hammer" icon in the top bar menu of the MCUXpresso.
- 2. Select 3 help (Print help) option. Wait a few seconds until the operation is completed.

3. The MCUXpresso console will display the list of Plug & Trust middleware examples which can be compiled with the currently chosen CMake settings (see Figure 39).



5.6.2 Edit Plug & Trust middleware example CMake options.

The Plug & Trust middleware is delivered with the CMake files that include the set of directives and instructions describing the project's source files and targets. In addition, it includes the CMake configuration files used to enable or disable several features, portability and setting flags to generate the build files for your platform and native build environment.

Note: The default build configuration of the Plug & Trust middleware $\geq \forall 04.02.xx$ generates code for the OM-SE050ARD-E development board. You need to adapt the CMake settings in case you are using a different EdgeLock secure element development board or a different secure element product IC. The settings are described in <u>Section 5.6.4</u>.

To edit the CMake options, follow these steps indicated in Figure 40:

- 1. Click on the arrow on the "hammer" icon in the top bar menu of the MCUXpresso.
- 2. Select 2 edit_cache (Edit CMake Cache).
- 3. The CMake GUI window will open in your laptop. Using this GUI, change your host platform to <code>lpcxpresso55s</code>
- 4. Click **Configure** button

5. Click Generate button and close the CMake GUI window.



5.6.3 Build and run a Plug & Trust middleware project example

This section explains how to run the Plug & Trust middleware example called se05x_Minimal. The se05x_Minimal project outputs the memory left in SE05x security IC.

Note: The execution of the *se05x_Minimal* project is shown as an example. The steps detailed in this section can be replicated to run any other example included as part of the Plug & Trust middleware.

To execute the se05x Minimal example, follow these steps:



1. Connect the LPC55S69 board to your laptop as shown in Figure 41.

 Open TeraTerm. Click Serial option and select from the drop-down list the COM port number assigned to your LPC55S69. Then go to Setup > Serial Port and configure the terminal to 115200 baud rate, 8 data bits, no parity and 1 stop bit and click OK as shown in Figure 42:

			^	Port:		<u>N</u> ew setting
a Term: New cor	nection	×		Speed:	8 bit	
O TCP/IP	Host: myhost.example.com			Data.		Cancel
	History Service: Telet TCP port#:	22		Stop bits:	1 bit v	Help
	● <u>S</u> SH SSH version: S	SH2 🗸		Elow control:	none v	
	O Other IP version: AU	то 🗸		Transm	nit delay	
				0	msec/ <u>c</u> har 0	msec/line
● S <u>e</u> nal	OK Cancel Help			Device Friendly N Device Instance I Device Manufactu Provider Name: n Driver Date: 8-24 Driver Version: 2.	Name: mbed Serial F D: USB\VID_0D28&F urer: mbed nbed -2009 .0.2.0	'ort (COM44) 'ID_0204&MI_01\024000
			100			,

- 3. Select the se05x Minimal as the project to be executed. For that, follow the steps shown in Figure 43:
 - a. In the Project Explorer window, go to **Debug** folder and open the **Makefile** file (under cmake_project_lpc55s)..
 - b. The **BUILD_TARGET** contains the name of the project to be executed. Write se05x Minimal in the **BUILD_TARGET** variable
 - c. Click on the arrow on the "hammer" icon in the top bar menu of the MCUXpresso.
 - d. Select **1** Debug (Debug build). Wait a few seconds until the build operation completes.



Figure 43. Debug build Plug & Trust middleware se05x_minimal project example

4. Go to the MCUXpresso Quickstart Panel and click *Debug* button as shown in <u>Figure 44</u>. If there is more than one probe attached, you have to select the CMSIS-DAP debug probe from the list. Wait a few seconds until the project executes:

	Probes discovered				- 🗆 X	🌯 • 😂 🛷 • 📴 🗉 🍿 🖢 • 🖓 • 😂 🗢 • 수	Ŧ
	Connect to target: LPC55569					Quick Access	
	1 method forward. Salast the metho						.]
iject 🛛 🔀 Periphe 💷 Registers 🎋 Faults 🔍 🗋 🥥	Welcon I probe round. Select the probe	to use					
E 😵 🖶 🍫 🗹 🔻 🏹							^
cmake_project_lpc55s <debug> ^</debug>	2 * Cm Available attached pro	bes					
Project Settings	4 #Upda		-		105.0.1		
Binaries	5 TOP_1 Name	Serial number/ID	lype	Manu	IDE Debug Mode		
Includes	6 BUILE LPC-LINK2 CMSIS-DAP V	HRA3BQOQ	LinkS	NXP	Non-Stop		
Debug	7 BUILT						
> 🕸 cmake_project_lpc55s.axf - [arm/le]	9#						
Makefile 1	0#						
se05x_Minimal.bin 1	1#						
PlugAndTrustMW-Debug@simw-top-eclipse_arm 1	2#						
Project Settings	3 #						
Build Targets	5#						
Binaries 1	6#						
Archives 1	7 # Supported Probes (tick/untick to	o enable/disable)					
Includes	8 # MCUXpresso IDE LinkServer	(inc. CMSIS-DAP) p	robes				
😹 [Source directory]	9 P&E Micro probes						
2 [Subprojects]	1 BUTLE SEGGER J-Link probes						
Targets] 2	2 all:						
🔁 bin 2	3 else Probe search ontions						
Debug 2	4 ifeq						
🛰 demos 👻 🕹	< Search again						>
i 🐹 (x)= Vari 📴 Outl 💁 Bre (x)= Glo 📟 🗖 🍈	Installe Remember my selection (for th	his Launch configur	ation)			ry 🕫 Heap and Stack Usage 🛛 🖳 Debugger Console	- 1
	2	2		OK	Cancel		
Import SDK example(s) ^ CD	Build C	-		UK	Cuncer		
Import project(s) from file system	97% Barbary	///Debug/li	bex com	ion.a		c.o	
uild your project	8%] Built target ex_common		-				
Sc. [1]	anning dependencies of target se	a05x_Minimal	an1/CMak	alilar/	radiv Minimal dir	/ / / /art/moundk/davises/IDC55560/acc/stactur	I DESECCO C
Build	00%] Building C object demos/se0	5x/se05x Minima	1/CMakeF	iles/se	05x Minimal.dir/s	e05x Minimal.c.o	
🖌 🧹 Clean	90%] Linking C executable//	/bin/se05x_Mi	nimal.ax	f	-		
ebug your project 💽 👻 🔛 set	05x_Minimal.axf -> se05x_Minimal 00%] Built target se05x Minimal	.bin					
Ref Debug	:53:42 Build Finished. 0 errors,	0 warnings. (t	ook 8s.3	05ms)			
iscellaneous v <							>
and Calman and				80	1	(4) NXP LPC55569+ (cmake pr	niert IncSSc)

5. You may be asked to select the SWD configuration. You can use the default one and click **OK** as shown in Figure 45:

Darland M C Darlate Millionation & Control C C		Quick Access
Project 28 (September Init Registers To rautis Constraints and the second sec	Constant Section	
Image: project (pc:55: inikSever Debuglaunch) Image: Project Settings	12 # 13 # 14 # 15 # 15 # 15 # 15 # 16 # 17 # 18 # 10 #	~
 Qui. 22 Nov Vesc. 20 Oct. 9 Bre. 04-Ga. □ Dimost SDK example() Build your project Delaid Debug your project C Debug your project 	Installed SDKs Properties Problems Console 12 Prominal 12 Image Info Memory MM-Heap and Stack Usage Debugger Console 12 COT Build Console (cmake_project.jp.55s) Image Info Image Info Image Info Image Info [673] Built target sectors Image Info Image Info Image Info Image Info Image Info [733] Built target sectors Image Info	nsole 🛛 🖸 🚮 = 🗽 🖻 🔾 + 😁
	18:56:15 Build Finished. 0 errors, 0 warnings. (took 6s.601ms)	

6. When it executes, it will automatically stop in a breakpoint. Click on *Resume* to allow the software to continue its execution as shown in <u>Figure 46</u>.

workspace - PlugAndTrustMW-Debug@simw-top-eclipse_arm/	Source directory]/sss/ex/inc/ex_sss_main_inc.h - MCUXpresso IDE	- 0	>
Edit Source Refactor Navigate Search Project Con	iaTools Run Analysis FreeRTOS Window Help		
- B B B - 4 - B 2 5 B - B 5 B	N . N . S	6-0-	
	a contract option a second of the second of the second s		
	Quick A	ccess E	1
Project 😥 😤 Periphe 🖽 Registers 🕸 Faults 🧧	the Debug 23	36 it v	
	and a match match in Statistic Constant (C.C., AND Service during the statistics)	and 1 -	
E 🛐 🖽 🍫 🕅 🔹	 Cmarke project (pc25s Linkserver Debug [C/C++ (NAP semiconductors) MCU Application] 		
🚔 cmake_project_lpc55s	 Cmake_project_pcose.axt [LPC_5009 (cortex-mss)] 		
> Project Settings	✓ w intred =11 (Suspended: Breakpoint)		
> 💒 Binaries	main() at ex_sss_main_inc.n: i/us ux i a i c		
> D Includes	Welcome EINCTION 66280 at Octav8		-
V 🗁 Debug			
> 🕸 cmake_project_lpc55s.axf - [arm/le]	P 103 dist ant		^
cmake_project_lpc55s_LinkServer_Debug.swd	105 ses status t statue:		
D crt_infolist.dtd	106 const char "portName;		
LPC55S69_part.xml	107		
LPC55S69.xml	108 #if EX_SSS_BOOT_EXPOSE_ARGC_ARGV		
🗋 Makefile	109 gex_sss_argc = argc;		
se05x_Minimal.bin	110 gex_sss_argv = argv; 111 Handié		
Cmake_project_lpc55s LinkServer Debug.launch			_
PlugAndTrustMW-Debug@simw-top-eclipse_arm <configure< p=""></configure<>	113 #ifdef HAVE_KSDK		- 17
> Project Settings	<pre>114 ex_sss_main_ksdk_bm();</pre>		
> Build Targets	115 #endif		
> 🔆 Binaries			
> III. Archives			
> D Includes	119 #ifdef EX_SSS_BOOT_PCONTEXT		
✓ Ø ISource director√1	120 memset((EX SSS BOOT PCONTEXT). 0. sizeof(*(EX SSS BOOT PCONTEXT))):		~
,			2
Qui 🕃 (x)= Vari 📴 Outl 💁 Bre 🕪 Glo 📟 🖪	😚 Installed SDKs 🔟 Properties 🧝 Problems 🗳 Console 😢 🔊 Terminal 📸 Image Info 🚺 Memory. 🕬 Heap and Stack Usage 🙀 Debugger Console		- 1
	• * % R. 51 R. 69		- F9
	A cmake project Inc55s LinkSener Debug IC/C++ (NXP Semiconductors) MCII Application1 cmake project Inc55s avf		Lat
import sok example(s)	INCUXpresso Seminosting Telnet console for 'cmake project loc55s LinkServer Debug' started on port 52459 @ 127.0.0.1]		
Import project(s) from file system	hande one seminational service consists on the second second service service second seco		
Build your project			
e Build			
Clean			
Debug your project			
TT A Debug			
A Terminate Build and Debun			
The second second second second			
Miscellaneous			>
	(1) RhughadTauth#W	on eclince are	

Figure 46. Resume se05x minimal project example

7. The project example should now be running into your LPC55S69. If it is running successfully, the TeraTerm logs should indicate the available memory in the secure element (in this case, 20820), as can be seen in Figure 47.

TV	COM44 -	Tera	Term VT										-		כ	×
<u>F</u> ile	<u>E</u> dit <u>S</u>	etup	C <u>o</u> ntrol													
Арр	:IN	IFO	:PlugAndTrust	_v04.01.0	00_2	021	1217									^
SSS	:IN	IFO	:atr (Len=35))												
			01 A0 00	00 03	3 96	04	03	E8	00	FE	02	ØB	03	E8	00	
			01 00 00	00 00	64	13	88	ØA	00	65	53	45	30	35	31	
			00 00 00													
App	:IN	IFO	mem=32767													
App	:IN	IFO	:se05x_Minima	al Example	e Su	cce	ss !!	!								
Арр	:IN	IFO	:ex_sss Finis	shed												
Fia	ure 4	7	TeraTerm loc	- se05	y n	nin	imal	proi	ect	ex	ample	Ś				

8. The same operation can be repeated with any of the other Plug & Trust middleware project examples.

5.6.4 Product specific CMake build settings

The NXP Plug & Trust middleware supports the SE05x Secure Elements, the A5000 Secure Authenticator, and the legacy A71CH products.

The EdgeLock Plug & Trust middleware is delivered with CMake files that include the set of directives and instructions describing the project's source files and the build

AN12342									
Application	note								

AN112542

targets. The CMake files are used to select a dedicated EdgeLock product IC and the corresponding IoT applet or Authenticator application.

The SE050 product identification can be obtained as described in <u>AN12436</u> chapter 1 *Product Information*. <u>AN12973</u> describes the same procedure for the SE051 product family.

The following tables show the required PTMW CMake options to build a dedicated product variant. The SSSFTR__SE05X_RSA CMake option is used to optimize the memory footprint for product variants that do not support RSA.

Table 8. CMake Settings for SE050E product variants

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Applet	FIPS	SE05X_ Ver		SCP	SE05X_ RSA
SE050E Dev. Board	A921	SE05X_E	None	07_02	any	None	disabled
OM-SE050ARD-E					option	or	
SE050E2	A921					SCP03_ SSS	

Table 9. CMake Settings for SE050F product variants

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Applet	FIPS	SE05X_		SCP	SE05X_
				Ver			RSA
SE050F Dev.Board	A92A	SE05X_C	SE050	03_XX	PlatfSCP03	SCP03_	enabled
OM-SE050ARD-F					or	SSS	
SE050F2	A92A	-			UserID_PlatfSCP03		
					or		
					AESKey_PlatfSCP03		
					or		
					ECKey_PlatfSCP03		

Table 10. CMake Settings for SE050 Previous Generation product variants

Variant	OEF	PTMW_	PTMW_	PTMW_	PTMW_SE05X_Auth	PTMW_	SSSFTR_
	ID	Appiet	FIP5	Ver		367	RSA
SE050A1	A204	SE05X_A	None	03_XX	any	None	disabled
SE050A2	A205				option	or	
						SCP03_ SSS	
SE050B1	A202	SE05X_B	None	03_XX	any	None	enabled
SE050B2	A203				option	or	
						SCP03_ SSS	
SE050C1	A200	SE05X_C	None	03_XX	any	None	enabled
SE050C2	A201	1			option	or	
SE050 Dev Board	A1F4					SCP03_	
OM-SE050ARD						SSS	

AN12342									
Application	note								

AN112542

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE050F2	A77E ^[1]	SE05X_C	SE050	03_XX	PlatfSCP03 or	SCP03_ SSS	enabled
					UserID_PlatfSCP03		
					or AESKey PlatfSCP03		
					or		
					ECKey_PlatfSCP03		

Table 10. CMake Settings for SE050 Previous Generation product variants...continued

[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
SE051A2	A920	SE05X_A	None	07_02	any option	None or SCP03_ SSS	disabled
SE051C2	A8FA	SE05X_C	None	07_02	any option	None or SCP03_ SSS	enabled
SE051W2	A739	SE05X_C	None	07_02	any option	None or SCP03_ SSS or SCP03_ SSS	enabled
SE051A2	A565	SE05X_A	None	06_00	any option	None or SCP03_ SSS	disabled
SE051C2	A564	SE05X_C	None	06_00	any option	None or SCP03_ SSS	enabled

Table 11. CMake Settings for SE051 product variants

Variant	OEF ID	PTMW_ Applet	PTMW_ FIPS	PTMW_ SE05X_ Ver	PTMW_SE05X_Auth	PTMW_ SCP	SSSFTR_ SE05X_ RSA
OM-A5000ARD	A736	AUTH	None	07_02	any	None	disabled
A5000	A736				option	or	
						SCP03_ SSS	

Table 12. CMake Settings for A5000 product variants

5.6.4.1 Example: SE050E CMake build settings

The following images show the configuration for the SE050E development board OM-SE05ARD-E according to Table 8.

- Select SE05X E for the CMake option PTWM_Applet.
- Select None for the CMake option PTWM FIPS.
- Select 07 02 for the CMake option PTWM SE05X Ver.
- Disable the CMake option SSSFTR SE05X RSA.

In this example we use plain communication. Plain communication for the example execution is enabled by selecting the following options:

- Select None for the CMake option PTMW SE05X Auth.
- Select None for the CMake option PTMW SCP.

How to enable Platform SCP is described in <u>Section 6</u>.

EdgeLock SE05x Quick start guide with LPC55S69

Vhere i	is the source code:	C:/se05x_mw_v04.02.00_2	0220527_12581	16/simw-top			Browse Source.
reset:		<custom></custom>				\sim	
Vhere t	to build the binaries:	C:/se05x_mw_v04.02.00_2	0220527_1258	16/simw-top_build	l/simw-top-eclipse	_arm ~	Browse <u>B</u> uild
earch:			Grouped	Advanced	🖞 Add Entry	X Remove Entr	y E <u>n</u> vironment.
Name	2			Value			
> Ur	ngrouped Entries						
	MAKE						
	PTMW A71CH A	UTH		None			
	PTMW_Applet			SE050_E			
	PTMW_FIPS			None			
	PTMW_Host			MOSOTIC			
	PTMW_HostCryp	ito		MBEDILS			
	PTMW_L0g			Default			
	PTMW SBL			None			
	PTMW_SCP			None			
	PTMW_SE05X_Au	ıth		None			
	PTMW_SE05X_Ve	r		07_02			
	PTMW_SMCOM	ALT		T1ol2C			
Dr	P IMW_mbed ILS	ALT		None			
× 55	SETR						
	SSSFTR SE05X A	ES					
	SSSFTR_SE05X_A	uthECKey					
	SSSFTR_SE05X_Au	uthSession					
	SSSFTR_SE05X_CF	REATE_DELETE_CRYPTOOBJ					
	SSSFIR_SE05X_EC	LC EV CET					
	SSSETR SE05X_KE						
	SSSFTR SE05X RS	SA SA					
	SSSFTR_SW_AES						
	SSSFTR_SW_ECC						
	SSSFTR_SW_KEY_	GET					
	SSSFTR_SW_KEY_	SET					
	SSSFTR_SW_KSA	COUNTERDART					
	555FTK_5W_TE5T	COUNTERPART					
	Press Con	figure to update and display n	iew values in re	d, then press Gen	erate to generate	e selected build file	s.
Carl		Course Designation Courses		lines CDT4 United	Malvaflar		
Cont	igure <u>G</u> eneral	Open Project Curren	Generator: Ed	lipse CD14 - Unix I	Makenies		

6 Binding EdgeLock SE05x to a host using Platform SCP

Binding is a process to establish a pairing between the IoT device host MPU/MCU and EdgeLock SE05x, so that only the paired MPU/MCU is able to use the services offered by the corresponding EdgeLock SE05x and vice versa.

AN12542	
Application	note

A mutually authenticated, encrypted channel will ensure that both parties are indeed communicating with the intended recipients and that local communication is protected against local attacks, including man-in-the-middle attacks aimed at intercepting the communication between the MPU/MCU and the EdgeLock SE05x and physical tampering attacks aimed at replacing the host MPU/MCU or EdgeLock SE05x.

EdgeLock SE05x natively supports Global Platform Secure Channel Protocol 03 (SCP03) for this purpose. PlatformSCP uses SCP03 and can be enabled to be mandatory.

This chapter describes the required steps to enable Platform SCP in the middleware for EdgeLock SE05x.

The following topics are discussed:

- <u>Section 6.1</u> Introduction to the Global Platform Secure Channel Protocol 03 (SCP03)
- <u>Section 6.2</u> How to configure the Platform SCP keys in the LPC55S69 MCUXpresso SDK
- Section 6.3 How to enable Platform SCP in the LPC55S69 MCUXpresso SDK
- Section 6.4 How to configure the Platform SCP keys in CMake-based build system
- Section 6.5 How to enable Platform SCP in the CMake-based build system

6.1 Introduction to the Global Platform Secure Channel Protocol 03 (SCP03)

The Secure Channel Protocol SCP03 authenticates and protects locally the bidirectional communication between host and EdgeLock SE05x against eavesdropping on the physical I2C interface.

EdgeLock SE05x can be bound to the host by injecting in both the host and EdgeLock SE05x the same unique SCP03 AES key-set and by enabling the Platform SCP feature in the Plug & Trust middleware. The <u>AN12662</u> *Binding a host device to EdgeLock SE05x* describes in detail the concept of secure binding.

SCP03 is defined in <u>Global Platform Secure Channel Protocol '03' - Amendment D v1.2</u> specification.

SCP03 can provide the following three security goals:

• Mutual authentication (MA)

 Mutual authentication is achieved through the process of initiating a Secure Channel and provides assurance to both the host and the EdgeLock SE05x entity that they are communicating with an authenticated entity.

Message Integrity

- The Command- and Response-MAC are generated by applying the CMAC according NIST SP 800-38B.
- Confidentiality
 - The message data field is encrypted across the entire data field of the command message to be transmitted to the EdgeLock SE05x, and across the response transmitted from the EdgeLock SE05x.

The SCP03 secure channel is set up via the EdgeLock SE05x Java Card OS Manager using the standard ISO7816-4 secure channel APDUs.

The establishment of an SCP03 channel requires three static 128-bit AES keys shared between the two communicating parties: Key-ENC, Key-MAC and Key-DEK. These keys

© NXP	B.V.	2022.	All	rights	reserved	d

AN12542

are stored in the Java Card Secondary Security Domain (SSD) and not in the secure authenticator applet.

Key-ENC and Key-MAC keys are used during the SCP03 channel establishment to generate the session keys. Session Keys are generated to ensure that a different set of keys are used for each Secure Channel Session to prevent replay attacks.

Key-ENC is used to derive the session key S-ENC. The S-ENC key is used for encryption/decryption of the exchanged data. The session keys S-MAC and R-MAC are derived from Key-MAC and used to generate/verify the integrity of the exchanged data (C-APDU and R-APDU).

Key-DEK key is used to encrypt new SCP03 keys in case they get updated.

Table 13. Static SCP03 keys

Key	Description	Usage	Кеу Туре
Key-ENC	Static Secure Channel Encryption Key	Generate session key for Decryption/ Encryption (AES)	AES 128
Кеу-МАС	Static Secure Channel Message Authentication Code Key	Generate session key for Secure Channel authentication and Secure Channel MAC Verification/Generation (AES)	AES 128
Key-DEK	Data Encryption Key	Sensitive Data Decryption (AES)	AES 128

The session key generation is performed by the Plug & Trust middleware host crypto.

Table 14. SCP03 session keys

Key	Description	Usage	Кеу Туре
S-ENC	Session Secure Channel Encryption Key	Used for data confidentiality	AES 128
S-MAC	Secure Channel Message Authentication Code Key for Command	Used for data and protocol integrity	AES 128
S-RMAC	Secure Channel Message Authentication Code Key for Response	User for data and protocol integrity	AES 128

Note: For further details please refer to <u>Global Platform Secure Channel Protocol '03' -</u> <u>Amendment D v1.2</u>.

EdgeLock SE05x Quick start guide with LPC55S69







6.2 How to configure the Platform SCP keys in the LPC55S69 MCUXpresso SDK

The product specific initial Platform SCP key values are described for the EdgeLock SE05x product variants in <u>AN12436</u> and for the EdgeLock SE051 variants in <u>AN12973</u>.

The Plug & Trust middleware header file <code>ex_sss_tp_scp03_keys.h</code> contains the initial values of all EdgeLock SE05x, EdgeLock SE051, A5000 and A71CH product variants.

The <code>ex_sss_tp_scp03_keys.h</code> header file can be found in the following location:

.\se hostlib\sss\ex\inc\

EdgeLock SE05x Quick start guide with LPC55S69



sss_tp_scp03_keys.h header file.

The $fsl_sss_ftr.h$ header file inlcudes compilation options to select one of the predefined initial Platform SCP keys.

Select the desired value of the compilation option by setting exclusively the corresponding C-preprocessor define SSS_PFSCP_ENABLE_xx to 1 (enable). All other values for the same option (represented by C-preprocessor defines SSS_PFSCP_ENABLE_xx) must be set to 0.

EdgeLock SE05x Quick start guide with LPC55S69

Sela Edit Severa Defector Navio	ial/source/fsi_sss_ttr.n - McOxpresso IDE
File Edit Source Refactor Navio	late search Project Configiools <u>R</u> un RIOS Analysis <u>W</u> indow <u>H</u> eip
™ - 	2 \` = = = = = = = = = = = = = = = = = =
P 🔀 1999 R №2 🗖 🗖	n fsl_sss_ftr.h ⊠
🖻 🔄 🍸 🖶 🗞 💌 🕶 🖇	5900 /* Enable one of these
v 🚝 🔜 se05x_Minimal < Debu	590 * If none is selected default config would be used
> 🅟 Project Settings	591 */
> 🗱 Binaries	593 #define SSS PESCP ENABLE SE050A1 0
> 前 Includes	594 #define SSS_PESCP_ENABLE_SE050A2_0
> 📇 CMSIS	595 #define SSS_PESCP_ENABLE_SE050B1_0
> 🚰 board	596 #define SSS PFSCP ENABLE SE050B2 0
> 🔁 component	597 #define SSS PFSCP ENABLE SE050C1 0
> 🗁 device	598 #define SSS PFSCP ENABLE SE050C2 0
> 🖂 mbedtls	599 #define SSS_PFSCP_ENABLE_SE050_DEVKIT 0
> 🖓 mmcau	600 #define SSS_PFSCP_ENABLE_SE051A2 0
> 🔁 se_hostlib	601 #define SSS_PFSCP_ENABLE_SE051C2 0
✓ 2 source	602 #define SSS_PFSCP_ENABLE_SE050F2 0
> h fsl_sss_ftr.h	603 #define SSS_PFSCP_ENABLE_SE051C_0005A8FA 0
> 🖻 se05x_Minimal.c	604 #define SSS_PFSCP_ENABLE_SE051A_0001A920 0
> c semihost_hardfault.c	605 #define SSS_PFSCP_ENABLE_SE050E_0001A921 1
> 🚑 startup	606 #define SSS_PFSCP_ENABLE_SE051W_0005A739 0
> 🔁 utilities	607 #define SSS_PFSCP_ENABLE_A5000_0004A736 0
> 👝 Debug	608 #define SSS_PFSCP_ENABLE_SE050F2_0001A92A 0
> 📂 doc	609 #define SSS_PFSCP_ENABLE_OTHER 0
Figure 52. Select the a file.	actual Platform SCP keys in the fsl_sss_ftr.h header

The following tables contains the the Platform SCP key header file define to be set to 1 (enable) for the different secure element and secure authenticator product variants.

Table 15.	Platform SCF	key define	prefix for SE050E	product variants
-----------	--------------	------------	-------------------	------------------

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050E Dev. Board	A921	SSS_PFSCP_ENABLE_SE050E_0001A921
OM-SE050ARD-E		
SE050E2	A921	SSS_PFSCP_ENABLE_SE050E_0001A921

Table 16. Platform SCP key define prefix for SE050F product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050F Dev.Board	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A
OM-SE050ARD-F		
SE050F2	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A

Table 17. Platform SCP key define prefix for SE050 Previous Generation product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050A1	A204	SSS_PFSCP_ENABLE_SE050A1
SE050A2	A205	SSS_PFSCP_ENABLE_SE050A2
SE050B1	A202	SSS_PFSCP_ENABLE_SE050B1
SE050B2	A203	SSS_PFSCP_ENABLE_SE050B2
SE050C1	A200	SSS_PFSCP_ENABLE_SE050C1
SE050C2	A201	SSS_PFSCP_ENABLE_SE050C2

 Table 17. Platform SCP key define prefix for SE050 Previous Generation product

 variants...continued

Variant OEF ID		Platform SCP key define to be set to '1'	
SE050 Dev Board	A1F4	SSS_PFSCP_ENABLE_SE050_DEVKIT	
OM-SE050ARD			
SE050F2	A77E ^[1]	SSS_PFSCP_ENABLE_SE050F2	

[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Variant	OEF ID	Platform SCP key define to be set to '1'
SE051A2	A920	SSS_PFSCP_ENABLE_SE051A_0001A920
SE051C2	A8FA	SSS_PFSCP_ENABLE_SE051C_0005A8FA
SE051W2	A739	SSS_PFSCP_ENABLE_SE051W_0005A739
SE051A2	A565	SSS_PFSCP_ENABLE_SE051A2
SE051C2	A564	SSS_PFSCP_ENABLE_SE051C2

Table 18. Platform SCP key define prefix for SE051 product variants

Table 19. Platform SCP key define prefix for A5000 product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
A5000 Dev. Board OM-A5000ARD	A736	SSS_PFSCP_ENABLE_A5000_0004A736
A5000	A736	SSS_PFSCP_ENABLE_A5000_0004A736

In the next step it is necessary to enable Platfrom SCP in the Plug & Trust middleware. Section 6.3 describes how to enable Platform SCP in the <u>Binding EdgeLock SE05x to a</u> host MCU/MPU using Platform SCP.

6.3 How to enable Platform SCP in the LPC55S69 MCUXpresso SDK

To enable Platform SCP is required to rebuild the SDK with the following options:

- Set exclusively the C-preprocessor define SSS_HAVE_SE05X_AUTH_PLATFSCP03 to 1 to configure PTMW SE05X Auth.
- Set exclusively the C-preprocessor define SSS_HAVE_SCP_SCP03_SSS to 1 to configure PTMW_SCP.

EdgeLock SE05x Quick start guide with LPC55S69

se05x Minima	al/source/fsi sss ftr.h - MCUXoresso IDE
File Edit Source Refactor Naviga	ate Search Project ConfigTools Run RTOS Analysis Window Help
	/ ♡ : @ = 💺 🕸 🕸 = O = 💁 = : 😕 🖋 = : 🍠 🕼 🗊 🛪 : 💷 i 🔍 I Inn III 💷 i 🔍 3. IS Int 元 (元) 元 元 🛠 🕱 (日) 🏣 3. IS Int 3. IS
陷 P 🔀 👯 R 🦖 🗖 🗖	h fsl_sss_ftr.h 🛛
🖻 🔄 🏹 🖶 🍫 🔳 🔻 🕴	325
✓ 🚰 Se05x_Minimal < Debu	326
> Project Settings	327⊖ /** PTMW_SE05X_Auth : SE050 Authentication
> 🗱 Binaries	328 *
> M CMSIS	329 * Inis settings is used by examples to connect using various options
> 🖉 board	331 * The SEGX Auth entities can be changed for KSDK Demos and Examples
> 🔑 component	332 * To change SEOSX Auth ontion follow below steps.
> 🐸 device	333 * Set flag ``SSS HAVE SCP SCP03 SSS`` to 1 and Reset flag ``SSS HAVE SCP NONE`` to 0.
> 🔑 drivers	334 * To change SE05X Auth option other than ``None`` and ``PlatfSCP03``,
> 🐸 mbedtls	335 * execute se05x_Delete_and_test_provision.exe in order to provision the Authentication Key.
> 🚰 mmcau	336 * To change SE05X_Auth option to ``ECKey`` or ``ECKey_PlatfSCP03``,
> enostip	337 * Set additional flag ``SSS_HAVE_HOSTCRYPTO_ANY`` to 1.
> h fsl sss ftr.h	338 */
> .c se05x_Minimal.c	339
> 🖻 semihost_hardfault.c	340 /** Use the default session (i.e. session less) login */
> 冯 startup	341 #define SSS_HAVE_SE05X_AUTH_NONE 0
> 🐸 utilities	342
> 👝 Debug	343 /** Do User Authentication with UserLD */
> 🥭 doc	344 #detine SSS_HAVE_SE0SA_AUTH_USERID 0
	346 /** Use Platform SCP for connection to SE */
	347 #define SS HAVE SEASY AUTH PLATESCPA3 1
	348
	349⊜/** Do User Authentication with AES Key
	350 * Earlier this was called AppletSCP03 */
	351 #define SSS_HAVE_SE05X_AUTH_AESKEY 0
	352
	353⊜/** Do User Authentication with EC Key
	354 * Earlier this was called FastSCP */
	355 #define SSS_HAVE_SE05X_AUTH_ECKEY 0
	356 577 (** 11 TP P] + (55000 * (
	357 /** USERID and PlatTSCP03 */
	350 #deline 335_HAVE_SLOSA_A0H_OSENID_FLATFSCF05 0
	360 /** AFSKey and PlatfSCP03 */
	361 #define SS HAVE SE05X AUTH AESKEY PLATESCP03 0
	362
	363 /** ECKey and PlatfSCP03 */
	364 #define SSS_HAVE_SE05X_AUTH_ECKEY_PLATFSCP03 0
Figure 53 Feat	ture file fsl sss ftr h - Ontion PTMW_SE05X_Auth - PlatformSCP
i iguie 55. Tea	
enabled	



6.4 How to configure the Platform SCP keys in CMake-based build system

The product specific initial Platform SCP key values are described for the EdgeLock SE05x product variants in <u>AN12436</u> and for the EdgeLock SE051 variants in <u>AN12973</u>.

The Plug & Trust middleware header file <code>ex_sss_tp_scp03_keys.h</code> contains the initial values of all EdgeLock SE05x, EdgeLock SE051, A5000 and A71CH product variants.

EdgeLock SE05x Quick start guide with LPC55S69

The <code>ex_sss_tp_scp03_keys.h</code> header file location in the following location: .\simw-top\sss\ex\inc\



Figure 55. MCUXpresso - Initial Platform SCP keys are defined in ex_sss_tp_ scp03_keys.h header file

The fsl_sss_ftr.h.in file includes options to select one of the predefined initial Platform SCP keys in the ex_sss_tp_scp03_keys.h header file. This file is located in: .\simw-top\sss\inc.

Select the desired value of the compilation option by setting exclusively the corresponding C-preprocessor define $SSS_PFSCP_ENABLE_xx$ to 1 (enable). All other values for the same option (represented by C-preprocessor defines $SSS_PFSCP_ENABLE_xx$) must be set to 0.

EdgeLock SE05x Quick start guide with LPC55S69

CMake PlugAndTrustMW-Debug@simw-top	-eclipse_arm/[Source directory]/sss/inc/fsl_sss_ftr.h.in - MCUXpresso IDE
File Edit Navigate Search Project ConfigTools Ru	n RTOS Analysis Window Help
: 🗖 ▼ 🗒 🕼 🗞 ▼ 🗞 ▼ 🛗 : 🖓 🌣 : 🖳 : 🏹 🕨	· III M 3. O IR → 🕅 III 3. O IR : 🖉 IN III → M
🍋 Proj 🔀 🕮 Regi 🎋 Fau 🚼 Peri 🖓 🗖	📄 fsl_sss_ftr.h.in 🔀
E 🔄 🏹 🖶 🗞 🕅 🕶 🖇	574/* Import Export Key is enabled */
> 🗁 scripts 🔥	575 #cmakedefine01 SSS_HAVE_IMPORT
> 🗁 semslite	576
V 🗁 555	577 /* With NXP NFC Reader Library */
> 🗁 doc	578 #cmakedefine01 SSS_HAVE_NXPNFCRDLIB
> 🗁 ex	579
V 👝 inc	580 #define SSS_HAVE_A71XX \
> h fsl_sscp_a71ch.h	581 (SSS_HAVE_APPLET_A71CH SSS_HAVE_APPLET_A71CH_SIM)
> h fsl_sscp_a71cl.h	582
> h fsl_sscp_commands.h	583 #define SSS_HAVE_SSCP (SSS_HAVE_A71XX)
> in tsi_sscp_mu.n	584
> in isi_sscp.n	585/* For backwards compatibility */
fsl ssc ani h	<pre>586 #define SSS_HAVE_TESTCOUNTERPART (SSSFTR_SW_TESTCOUNTERPART)</pre>
h fsl sss base apis.hpp	587
> h fsl_sss_config.h	588/* ======== Miscellaneous values : END ============== */
> h fsl_sss_ftr_default.h	589
> h fsl_sss_keyid_map.h	590/* Enable one of these
> h fsl_sss_lpc55s_apis.h	591 * If none is selected, default config would be used
> h fsl_sss_lpc55s_types.h	592 */
> h fsl_sss_mbedtls_apis.h	593#define SSS_PFSCP_ENABLE_SE050A1 0
b fsl_sss_mbedtls_apis.hpp	594#define SSS_PFSCP_ENABLE_SE050A2 0
> h fsl_sss_mbedtls_types.h	595#define SSS_PFSCP_ENABLE_SE050B1 0
> .h fsl_sss_openssl_apis.h	596#define SSS_PFSCP_ENABLE_SE050B2 0
> [h] fsl_sss_openssl_apis.hpp	597#define SSS_PFSCP_ENABLE_SE050C1 0
> h tsi_sss_openssi_types.n	598#define SSS_PFSCP_ENABLE_SE050C2 0
> in isi_sss_policy.n	599#define SSS_PFSCP_ENABLE_SE050_DEVKIT 0
fsl sss_sec.5x_apis.in	600#define SSS_PFSCP_ENABLE_SE051A2 0
> In fsl sss se05x policy.h	601 #define SSS_PFSCP_ENABLE_SE051C2 0
h fsl sss se05x scp03.h	602#define SSS_PFSCP_ENABLE_SE050F2 0
h fsl_sss_se05x_types.h	603#define SSS_PFSCP_ENABLE_SE051C_0005A8FA 0
h fsl_sss_sscp_apis.hpp	604#define SSS_PFSCP_ENABLE_SE051A_0001A920_0
> h fsl_sss_sscp_config.h	605#define SSS_PFSCP_ENABLE_SE050E_0001A921 1
> h fsl_sss_sscp.h	000 #detine SSS_FFSUP_ENABLE_SE051W_0005A/39 0
> h fsl_sss_user_apis.h	00/#detine SSS_FFSUP_ENABLE_AS000_0004A/36 0
> h fsl_sss_user_types.h	000 #deline 222 HF2CH ENABLE OTHER 0
in fsl_sss_util_asn1_der.h	009 #deline SSS_FFSCF_ENABLE_UIHER 0
h fsl_sss_util_rsa_sign_utils.h	611 /* Colculated values : START */
TSI_SSS_TTR.N.IN	ourly carculated values : START ===================================

Figure 56. Select the actual Platform SCP keys in the fsl_sss_ftr.h.in CMake input file

The Plug & Trust Middleware uses a feature file to select/detect used/enabled features within the middleware stack. The file $fsl_sss_ftr.h$ is automatically generated into the used build directory. CMake is overwritting the $fsl_sss_ftr.h$ file every time CMake is invoked. CMake is using the SCP key settings of the $fsl_sss_ftr.h$.in file as input to generate the the $fsl_sss_ftr.h$ file. You do not have to manually edit the $fsl_sss_ftr.h$ feature file. Selections from CMake edit cache automatically updates into the generated feature file.

Note: The Platform SCP key selection in the <code>fsl_sss_ftr.h.in</code> CMake input file is persistent.

The location of the generated fsl_sss_ftr.h feature header file is: .\simw-top build\simw-top-eclipse arm.

The following tables contains the the Platform SCP key header file define to be set to 1 (enable) for the different secure element and secure authenticator product variants.

Table 20.	Platform SCP	key define	prefix for	SE050E	product variants
-----------	--------------	------------	------------	--------	------------------

Variant	OEF ID	Platform SCP key define to be set to '1'	
SE050E Dev. Board	A921	SSS_PFSCP_ENABLE_SE050E_0001A921	
OM-SE050ARD-E			

 Table 20.
 Platform SCP key define prefix for SE050E product variants...continued

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050E2	A921	SSS_PFSCP_ENABLE_SE050E_0001A921

Table 21. Platform SCP key define prefix for SE050F product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050F Dev.Board OM-SE050ARD-F	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A
SE050F2	A92A	SSS_PFSCP_ENABLE_SE050F2_0001A92A

Table 22. Platform SCP key define prefix for SE050 Previous Generation product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
SE050A1	A204	SSS_PFSCP_ENABLE_SE050A1
SE050A2	A205	SSS_PFSCP_ENABLE_SE050A2
SE050B1	A202	SSS_PFSCP_ENABLE_SE050B1
SE050B2	A203	SSS_PFSCP_ENABLE_SE050B2
SE050C1	A200	SSS_PFSCP_ENABLE_SE050C1
SE050C2	A201	SSS_PFSCP_ENABLE_SE050C2
SE050 Dev Board	A1F4	SSS_PFSCP_ENABLE_SE050_DEVKIT
OM-SE050ARD		
SE050F2	A77E ^[1]	SSS_PFSCP_ENABLE_SE050F2

[1] All SE050F2 with variant A77E have date code in year 2021. All the SE050F2 with date code in the year 2022 have the variant identifier A92A.

Table 23. Platform SCP key define prefix for SE051 product variants

Variant	OEF ID	Platform SCP key define to be set to '1'
SE051A2	A920	SSS_PFSCP_ENABLE_SE051A_0001A920
SE051C2	A8FA	SSS_PFSCP_ENABLE_SE051C_0005A8FA
SE051W2	A739	SSS_PFSCP_ENABLE_SE051W_0005A739
SE051A2	A565	SSS_PFSCP_ENABLE_SE051A2
SE051C2	A564	SSS_PFSCP_ENABLE_SE051C2

Table 24.	Platform SCP	key define p	orefix for A5000	product variants
-----------	--------------	--------------	------------------	------------------

Variant	OEF ID	Platform SCP key define to be set to '1'
A5000 Dev. Board OM-A5000ARD	A736	SSS_PFSCP_ENABLE_A5000_0004A736
A5000	A736	SSS_PFSCP_ENABLE_A5000_0004A736

In the next step it is necessary to enable Platfrom SCP in the Plug & Trust middleware. <u>Section 6.5</u> describes how to enable Platform SCP in the CMake-based build system.

6.5 How to enable Platform SCP in the CMake-based build system

To enable Platform SCP is required to rebuild the SDK with the following CMake options:

• Select SCP03_SSS for the CMake option PTMW_SCP.

• Select PlatfSCP03 for the CMake option PTMW_SE05X_Auth.

The following images show the configuration for the SE050E development board OM-SE05ARD-E.

ere is the source code: C:/se05x_mw_v04.02.00_	Browse Source
set: <custom></custom>	~
ere to build the binaries: C:/se05x_mw_v04.02.00_	Browse Build/simw-top-eclipse_arm
arch:	Grouped 🗹 Advanced 🖶 Add Entry 🗱 Remove Entry Environment
ame	Value
Ungrouped Entries CMAKE	
PTMW	
PIMW_A/ICH_AUTH PTMW_Applet	None SE050 F
PTMW_FIPS	None
PTMW_Host	Name of the second s
PTMW_HostCrypto	MBEDTLS
PTMW_LOG PTMW RTOS	Default
PTMW SBL	None
PTMW_SCP	SCP03_SSS
PTMW_SE05X_Auth PTMW_SE05X_Ver	07 02
PTMW_SMCOM	T1oI2C
PTMW_mbedTLS_ALT	None
ProcessorCount	
SSSFTR SE05X AES	
SSSFTR_SE05X_AuthECKey	
SSSFTR_SE05X_AuthSession	
SSSFTR_SEUSX_CREATE_DELETE_CRYPTOOBJ	
SSSFTR_SE05X_KEY_GET	
SSSFTR_SE05X_KEY_SET	
SSSFTR_SE05X_RSA	
SSSFTR_SW_ECC	
SSSFTR_SW_KEY_GET	
SSSFTR_SW_KEY_SET	
SSSETR_SW_RSA SSSETR_SW_TESTCOUNTERPART	
Press Configure to update and display new va	lues in red, then press Generate to generate selected build files.
Configure Generate Open Project Current Gene	rator: Edipse CDT4 - Unix Makefiles

7 Appendix A: Install MCUXpresso IDE

MCUXpresso is a free-of-charge, code size unlimited, easy-to-use IDE for Kinetis and LPC MCUs, and i.MX RT crossover processors. To install it, do the following:

1. Go to <u>MCUXpresso</u> and click the download button as indicated in <u>Figure 58</u>:

OVERVIEW	DOCUMENTATION	IMENTATION DOWNLOADS DEVELOPMENT TOOLS			
p To vview & Features ported Devices em Requirements	Overview The MCUXpress Eclipse-based du GUS based on general purpose MCUS. The MCU compiling, and d MCU-specific de multicore debug The MCUMoress	V o IDE brings developers an evelopment environment for Arm® Cortex®-M cores, incli crossover and wireless - en typresso IDE offers advance ebugging features with the a bugging views, code trace a b	easy-to-use NXP [®] uding its iabled ed editing, addition of und profiling, ration tools.	 Features A complimentary, Advanced editing, coloring, MCU-spy and profiling Use built-in SDK to built packages mails Ubuntu 18.04 LTS 	unlimited code size, easy-to-use I compiling and editing with syntax ecific debugging views, code trace selection tool, or drag and drop pr ide with SDK Builder 8 / 20.04.2 LTS, Github project vort

2. You will be asked to sign-in with your account at the NXP website. If you do not have an account, click on *Register Now* as shown in <u>Figure 59</u>:

NP	PRODUCTS	APPLICATIONS	DESIGN	SUPPORT	COMPANY
Home / Sign In	or Register				
			Sign	In	
			Email A	ddress or NXI	P Company ID
			Passwo	rd	
				-	
			SIGN II	N	
				Forgot your	
			Do	on't have an A	ccount? Register Now
Figure 59.	Register yo	ur NXP accour	nt		

3. If you already have an account, you can directly type your (1) email address, (2) password and (3) click sign-in button as shown in <u>Figure 60</u>:

NP	PRODUCTS	APPLICATIONS	DESIGN	SUPPORT	COMPANY
Home / Sign In c	or Register				
				Sign Email Passw 2 SIGN	Address or NXP Company ID vord Tord Torgot your password? Don't have an Account? Register Now
Figure 60.	Sign-in i	n NXP websi	te		

4. Click on MCUXpresso IDE as shown in Figure 61:

	DUCTS APPLICATIONS DESIGN SUPPORT COMPANY	
NXP > Design > Product Info	rmation : MCUXpresso IDE	
Software & Support Product List	Product Information	
Product Search	MCUXpresso IDE	
Order History	Select a version. To access older versions, click on the " Previous " tab	
Recent Product Releases Recent Updates	Current Previous	
Licensing License Lists	Version Description 11.5.0 MCUXpresso IDE	Download Log
Figure 61. S	elect MCUXpresso	

5. Accept software terms and conditions as shown in Figure 62:



6. Select your MCUXpresso product version and click on the corresponding *File Name* to start the download as shown in <u>Figure 63</u>:

NP F	PRODUCTS APPLICATIONS DESIGN	SUPPORT COMPANY	
NXP > Design > MCUXpr	esso IDE > MCUXpresso IDE : Files		
Software & Support Product List	Product Download		
Product Search	MCUXpresso IDE		
Order History	Files License Keys Notes		O Download Help
Recent Product Relea	ses		
Recent Updates	Show All Files		3 Files
I loomala a	+ File Description	File Size File Name	\$
Licensing	+ MCUXpressoIDE_11.5.0 - Linux	928.6 MB 上 mcuxpressoide-11.5.0_7232.x86_64.deb.bin	
LICENSE LISTS	+ MCUXpressoIDE_11.5.0 - MAC	889.6 MB & MCUXpressoIDE_11.5.0_7232.pkg	
Offline Activation	+ MCUXpressoIDE_11.5.0 - Windows	840.9 MB HMCUXpressolDE_11.5.0_7232.exe	
Figure 63.	Download MCUXpresso		

7. Double click on the installer file and follow the setup wizard until MCUXpresso installation is completed. Please, make sure you allow the installation of the additional

drivers required by MCUXpresso during the installation process as shown in <u>Figure 64</u>, <u>Figure 65</u>, <u>Figure 66</u> and <u>Figure 67</u>:







EdgeLock SE05x Quick start guide with LPC55S69



8 Appendix B: Install CMake

CMake is an open-source, cross-platform family of tools that helps you build C/C++ projects on multiple platforms using a compiler-independent method. It has minimal dependencies, requiring only a C++ compiler on its own build system. SE05x middleware leverages on CMake to generate native makefiles and workspaces that can be used in the compiler environment of your choice.

To install CMake:

1. Go to CMake downloads page: https://cmake.org/download/

2. Scroll down and select your binary distribution. For this guide, the binary distribution is Windows as shown in Figure 68:

CMake	About - Services - Resources - Dow	vnload
atest Release (3.22.3)		
he release was packaged with CPack which is included as part of the release. The .sh files ar illow the directions. The OS-machine.tar.gz files are gziped tar files of the install tree. The O le distributions can be untared in any directory. They are prefixed by the version of CMake. nux.x86_64. This prefix can be removed as long as the share, bin, man and doc directories a npack them with zip or tar and follow the instructions in README.rst at the top of the source	e self extracting gziped tar files. To install a .sh file, run it with S-machine.tar.Z files are compressed tar files of the install tre For example, the linux-x86_64 tar file is all under the director re moved relative to each other. To build the source distribut e tree. See also the CMake 3.22 Release Notes.	n /bin/sh ee. The t y cmake tions,
purce distributions:		
Platform	Files	
Unix/Linux Source (has \n line feeds)	cmake-3.22.3.tar.gz	
Windows Source (has \r\n line feeds)	cmake-3.22.3.zip	
inary distributions:		
Platform	Files	
Windows x64 Installer: Installer tool has changed. Uninstall CMake 3.4 or lower first!	cmake-3.22.3-windows-x86_64.msi	-
Windows x64 ZIP	cmake-3.22.3-windows-x86_64.zip	
Windows i386 Installer: Installer tool has changed. Uninstall CMake 3.4 or lower first	cmake-3.22.3-windows-i386.msi	
Windows i386 ZIP	cmake-3.22.3-windows-i386.zip	
macOS 10.13 or later	cmake-3.22.3-macos-universal.dmg	
	cmake-3.22.3-macos-universal.tar.gz	
macOS 10.10 or later	cmake-3.22.3-macos10.10-universal.dm	g
	cmake-3.22.3-macos10.10-universal.tar.	gz
Linux x86_64	cmake-3.22.3-linux-x86_64.sh	
	cmake-3.22.3-linux-x86_64.tar.gz	
Linux aarch64	cmake-3.22.3-linux-aarch64.sh	

3. Double click on the downloaded installer file. Windows Defender SmartScreen might pop-up the wizard shown in Figure 69:

	Windows protected your PC	×	
	Windows Defender SmartScreen prevented an unrecognized app from starting. Running this app might put your PC at risk. More info		
	Don't r	un	
	ute OMeles installer		

4. If this is your case: Click (1) on *More info* and then (2) click on *Run anyway* as shown in Figure 70:

Vindows Defender SmartScreen prevented an unrecognized app from tarting. Running this app might put your PC at risk. <u>Aore info</u>	Windows Defender SmartScreen prevented an unrecognized app from starting, Running this app might put your PC at risk. App: cmake-3.14.0-rc4-win64-x64.msi Publisher: Unknown publisher
Don't run	2 Run anyway Don't run

 The CMake installation wizard will open. Click (1) Next and (2) accept the End-User License Agreement as shown in Figure 71:



 As part of the CMake setup, (1) Add Cmake to the system PATH for all users and (2) click Next as shown in Figure 72:

Install Options	
Choose options for installing CMake	
By default CMake does not add its directory to the system PATH.	-
○ Do not add CMake to the system PATH	
Add CMake to the system PATH for all users	
Add CMake to the system PATH for the current user	
Create CMake Desktop Icon	
2	Next Cancel

AN12542 Application note

 Select a destination folder, (1) click *Next* and then (2) click *Install* as shown in <u>Figure 73</u>:

isstination Folder	Ready to install CMake
stall OMake to:	Click Install to begin the installation. Click Back to review or change any of your installation
:\Program Files\CMake\	securitys. Crick cancer to exit the vincant.
Change	
1 Not Cord	2 Directal Concel
Next Cancer	Curca

8. Wait a few seconds until the installation is completed and click *Finish* as shown in Figure 74:

X CMake Setup	>
	Completed the CMake Setup Wizard
	Click the Finish button to exit the Setup Wizard.
Cancel	Finish Cancel
	× def CMake Setup

9 Appendix C: Install Python

This section explains how to install Python \ge 3.7.x and \le 3.9.x 32-bit version, but the same procedure can be applied for more recent versions. Follow these steps to install Python in your local machine:

1. Go to <u>https://www.python.org/downloads</u> and download **Python** ≥ **3.7.x** and ≤ **3.9** 32bit version. Make sure you download the Python 32 bit version.

Files					
Version	Operating System	Description	MD5 Sum	File Size	GPG
Gzipped source tarball	Source release		1440acb71471e2394befdb30b1a958d1	25800844	SIG
XZ compressed source tarball	Source release		e754c4b2276750fd5b4785a1b443683a	19154136	SIG
macOS 64-bit Intel-only installer	macOS	for macOS 10.9 and later, deprecated	2714cb9e6241cf7e2f9022714a55d27a	30395760	SIG
macOS 64-bit universal2 installer	macOS	for macOS 10.9 and later	c2393ab11a423d817501b8566ab5da9f	38217233	SIG
Windows embeddable package (32-bit)	Windows		c1d2af96d9f3564f57f35cfc3c1006eb	7671509	SIG
Windows embeddable package (64-bit)	Windows		b8e8bfba8e56edcd654d15e3bdc2e29a	8509821	SIG
Windows help file	Windows		784020441c1a25289483d3d8771a8215	9284044	SIG
Windows installer (32-bit)	Windows		457d648dc8a71b6bc32da30a7805c55b	27767040	SIG
Windows installer (64-bit)	Windows	Recommended	747ac35ae667f4ec1ee3b001e9b7dbc6	28909456	SIG

Figure 75. Download Python 3.9.x 32 bit version

2. Double click on the downloaded installer file. Select the "Install launcher for all users" and "Add Python 3.7 to Path" options and click Install Now as indicated in Figure 76:



3. Wait a few seconds until the installation is completed as indicated in Figure 77

			1.	
Python 3.9.10 (32-bit) Setup	-		Python 3.9.10 (32-bit) Setup	- ×
	Setup Progress			Setup was successful
				New to Python? Start with the online tutorial and
	Installing:		9	documentation. At your terminal, type "py" to launch Python, or search for Python in your Start menu.
	Python 3.9.10 Standard Library (32-bit)			See <u>what's new</u> in this release, or find more info about <u>using</u> Python on Windows.
				Disable path length limit Changes your machine configuration to allow programs, including Python, to bypass the 260 character "MAX_PATH" limitation.
python			python	
for			for	
windows		<u>C</u> ancel	windows	Close
Figure 77.	Python 3.9.x 32 bit in	stallat	ion comple	ted
J				

EdgeLock SE05x Quick start guide with LPC55S69

10 Legal information

10.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

10.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based

on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security - Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

10.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

EdgeLock SE05x Quick start guide with LPC55S69

Contents

1	How to use this document3				
2	Required hardware	3			
3	Boards setup	4			
4	Import project examples from LPC55S69				
	SDK	7			
4.1	Prerequisites	7			
4.2	Download LPC55S69 SDK	7			
4.3	Install LPC55S69 SDK	7			
4.4	Import project example in MCUXpresso	8			
4.5	Build, run and debug project example	. 12			
4.6	Product specific build settings	. 16			
4.6.1	Example: SE050E build settings	20			
5	Import project examples from CMake-				
	based build system	24			
5.1	Prerequisites	24			
5.2	Download Plug & Trust middleware	24			
5.3	Build Plug & Trust middleware project				
	examples	26			
5.4	Import PlugAndTrustMW project example in				
	MCUXpresso workspace	. 26			
5.5	Import cmake_projects_lpc55s project				
	example in MCUXpresso workspace	29			
5.6	Execute Plug & Trust middleware examples	32			
5.6.1	List the Plug & Trust middleware examples	32			
5.6.2	Edit Plug & Trust middleware example				
	CMake options.	33			
5.6.3	Build and run a Plug & Trust middleware				
	project example	. 34			
5.6.4	Product specific CMake build settings	38			
5.6.4.1	Example: SE050E CMake build settings	. 41			
6	Binding EdgeLock SE05x to a nost using	40			
0 4	Platform SCP	42			
6.1	Introduction to the Global Platform Secure	40			
<u> </u>	Channel Protocol U3 (SCPU3)	. 43			
6.2	How to configure the Platform SCP keys in	45			
<u> </u>	the LPC55569 MCUXpresso SDK	45			
6.3	How to enable Platform SCP in the	40			
C 4	LPC55569 MCUXpresso SDK	48			
6.4	How to configure the Platform SCP keys in	40			
C F	Uniake-based build system	. 49			
0.0	How to enable Platform SCP in the CMake-	50			
7					
<i>i</i>	Appendix A: Install MCUXpresso IDE	. 54			
0	Appendix D: Install GWake				
J 10	Appendix C: Install Python	02			
10	Leyai illivillativii	05			

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2022.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 4 August 2022 Document identifier: AN12542 Document number: 560833