

Order this document by AN1256/D REV. 1.1 AN1256

Interfacing the HC05 MCU to a Multichannel Digital-to-Analog Converter Using the MC68HC705C8A and the MC68HC705J1A

By Mark Glenewinkel CSIC Applications Austin, Texas

INTRODUCTION

This application note describes the interface between Motorola's HC05 Family of microcontrollers and Maxim's MAX528/MAX529 (529) digital-to-analog converter (DAC). The 529 is an 8-bit, 8-channel, serial interface DAC with programmable output buffers. The microcontroller unit (MCU) interface must be able to "talk" to the 529 using a serial communication link. The serial peripheral interface (SPI) is one of the most widely used serial transmission methods for communication between an MCU and a peripheral. This application note describes the hardware and software design needed to link the SPI module on the MC68HC705C8A MCU to the 529.

Not all HC05 Family members have SPI modules. An HC05 MCU without an SPI must interface with the 529 using a software input/output (I/O) driver. This method uses software bit programming to communicate with the 529. Although not as ef cient as the hardware SPI method, it provides MCUs with a means to send data to the 529. This application note utilizes the MC68HC705J1A MCU to demonstrate the software driver routine.

MAX529 DIGITAL-TO-ANALOG CONVERTER

Overview

The MAX529 is a monolithic device consisting of eight voltage output DACs. Two reference voltage inputs feed two sets of four DACs on the chip. A serial interface is used to communicate with the chip. The MAX528 operates from split supplies totaling up to 20 V, including +5 V and -15 V, +12 V and -5 V, and +15 V and -5 V, or a single supply up to 15 V. The MAX529 operates from 5 V supplies or from a single +5 V supply. This application note utilizes the MAX529 with a single +5 V supply. If low-power consumption is required, the part can be put in shutdown mode with its shutdown pin. During shutdown, the part uses less than 50 A of current.

The part can con gure its b uffer mode of the DAC output pins in three different ways:

- 1) An unbuffered mode connects the internal R-2R DAC network directly to the output pin.
- 2) A full-buffered mode inserts an op amp buffer between the R-2R network and the output pin, providing a +5 mA and -2 mA output drive.
- 3) A half-buffered mode is similar to the full-buffered mode but only provides up to +5 mA of output drive in a unipolar con gur ation.

If needed, the part can be serially daisy-chained to other 529s to increase the number of DACs in a system.



© Freescale Semiconductor, Inc., 2004. All rights reserved.

For More Information On This Product, Go to: www.freescale.com

NP

The R-2R DAC Network

The DAC inside the MAX529 is based on the R-2R resistor network. Most CMOS DACs are based on the R-2R current steering circuit. Figure 1 shows a simple 2-bit R-2R DAC. A reference voltage is applied to the V_{REF} pin and the current, I, is binarily divided throughout the array as shown. These currents are steered in discrete incremental amounts to the OUT1 and OUT2 nodes. The digital input to the DAC determines the position of the switches used to steer the current. A logic one causes the switch to steer the current to OUT1, while a logic zero causes the switch to steer the current to OUT2. OUT2 is at analog ground. The feedback con gur ation of the op amp forces OUT1 to be at virtual ground potential.




Figure 1. Simple 2-Bit Digital-to-Analog Converter

In this example, a digital value of 10_2 causes I/2 to o w to OUT1 and the remainder of the current o ws to OUT2. Therefore, 10_2 refers to half scale. If the input to the DAC was 11_2 , the output current would be full scale minus one LSB. In this example, the full-scale current reading would be 3/4I.

The R-2R DAC will perform only if the OUT1 and OUT2 nodes are at the same potential. Therefore, a current-to-voltage op amp converter is used. The feedback resistor R_{FB} is made equal to R. The maximum output voltage for this con gur ation is $-I(1-2^{-n})R$ where n is the number of bits of DAC resolution. The minus sign in the output voltage is a result of the current-to-voltage conversion. Another inverting op amp buffer with gain of -1 may be used to create a positive output voltage. The resultant voltage output of the DAC then can be de ned as f ollows:

$$V_{OUT} = V_{REF} * (xx/2^n)$$

where:

 $\boldsymbol{x}\boldsymbol{x}$ is the digital input to the DAC and \boldsymbol{n} is the bit resolution of the DAC

For the 2-bit DAC above, the available output voltages are 0 V_{REF} 1/4 V_{REF} 1/2 V_{REF} and 3/4 V_{REF}

Inside the MAX529

As stated earlier, the 529 contains eight latched 8-bit DACs, eight buffer ampli ers, serial control logic, and two reference inputs. The buffer ampli ers can be con gured as b uffered, half buffered, and unbuffered. With one 16-bit serial transmission, any or all of the eight voltage outputs can be programmed. Figure 2 shows the block diagram of the 529.



The 529 DACs are divided into two groups of four DACs. Each group has its own REFH and REFL analog input reference voltages. The output of a DAC is de ned as

$$V_{OUT} = (REFH-REFL) * (xx/256 + REFL)$$

where:

xx is the 8-bit digital input code with a range of 0-255.

Unbuffered mode connects the internal R-2R DAC network directly to the output pin. Full-buffered and half-buffered modes allow the user to drive more of a load directly on the outputs of the 529. All electrical specs for operating voltages, reference voltages, and buffer modes can be found in greater detail in the 529 data sheet.

Digital Interface

The digital interface to the 529 is composed of a serial data port that synchronously transmits 16-bit data. It also is capable of being shut down by an external pin to conserve power.

CS Active-Low Chip Select

When asserted low, this input pin initializes the 529 to start a new frame of serial data. When asserted high, the 16-bit data is latched and the internal shift register is turned off. The DAC registers also are updated with the new data.

DOUT Serial Data Out

This open drain pin serves as the serial output data from the DIN pin.

- DIN Serial Data In This pin serves as the input data line that receives the 16-bit serial data stream.
- CLK Serial Data Clock This pin is an input that drives the serial transmission lines.
- SHDN Shutdown

Connect this input pin high for normal operation. Connect it low to conserve power.

Serial data is clocked in at DIN on the rising edge of CLK after \overline{CS} is asserted low. Refer to Figure 3. After all 16 bits have been clocked in, the \overline{CS} pin is negated to latch the data. The DAC outputs and buffers will be changed according to the latched data. The serial output DOUT pin is an open-drain FET that requires a pullup resistor (typically 4.7 K Ω) to V_{DD}. Any number of 529s can be daisy-chained together by connecting the DOUT pin of one device to the DIN pin of the following device in the chain.

DAC Programming

The 529 is programmed with 16 bits of information. The rst eight bits contain the address pointer and the second eight bits contain the data byte. These bits enter a shift register serially through DIN with A7 rst and D0 last.

Setting the DAC Outputs

To program one of the eight DACs, the corresponding bit in the address pointer must be set and the data byte must hold the digital data to set the correct voltage for that output. Any or all of the outputs may be set according to the address pointer. This instruction will change only the outputs, not the buffers.

I



Setting the Buffers

To set the buffers, all address pointer bits must be set to zero and data bit D7 is one. When this instruction is sent to the 529, data bit D6 is ignored and D5-D0 is latched into the mode registers only. The DAC registers are unaffected. Refer to Table 1 for programming the buffers.


Mode	OUT0,1	OUT2,3	OUT4,5	OUT6,7
Unbuffered (D0 = D3 = X)	D5 = 0	D4 = 0	D2 = 0	D1 = 0
Half-Buffered	D5 = 1	D4 = 1	D2 = 1	D1 = 1
	D3	= 0	D0 = 0	
Full-Buffered	D5 = 1	D4 = 1	D2 = 1	D1 = 1
	D3 = 1		D0 = 1	

Table 1. Buffer Mode Programming

Programming for Multiple 529s

When programming other 529s con gured in a daisy-chain arr angement, use the no operation instruction (NOP) as a place setter. NOP is implemented when all address pointer bits and all data bits are set to zero. When latched into the 529, all outputs and buffers are unaffected.







DESCRIPTION OF THE HC705C8A INTERFACE

Hardware

The MC68HC705C8A is one of the most popular members of the HC05 Family of 8-bit MCUs. It has the serial peripheral interface (SPI) that will be used to interface to the 529. In essence, the SPI is an 8-bit serial shift register that can be manipulated by software instructions. The SPI can be programmed with different clock polarities and clock phases to communicate correctly with a number of devices. The SPI also can be con gured to act as a master or a slave. Each SPI signal is explained below. For more detail on the SPI, consult the *MC68HC705C8 Technical Data*, Rev. 1 (MC68HC705C8/D).

SCK Serial Data Clock

The SCK signal is used to synchronize the movement of data in and out of the SPI module. This pin is an output or an input depending on whether the SPI is configured as a master or a slave. Data is shifted on one side of the clock edge and sampled on the other. The SCK signal can be configured to accommodate different serial peripheral bus structures.

MOSI Master Output, Slave Input

When the SPI is configured as a master, this pin is used as an output to shift the 8-bit serial data out with the most significant bit first. The pin is used as a slave data input when the SPI is configured as a slave.


MISO Master Input, Slave Output

If the SPI is configured as a master, this pin is utilized as an input. When the SPI is in slave mode, the pin is used as an output.

SS Slave Select

When the SPI is a slave, this pin enables the SPI for an incoming transfer. As a master, this pin should be tied high.

To correctly interface with the 529, the SPI is con gured as a master according to the timing diagram shown in Figure 4. This con guration enables the SCK to drive out data with the MOSI pin on the rising edge of the clock.





The schematic used for this interface is shown in Appendix A. The HC705C8A is clocked by a 4-MHz crystal circuit. This provides the MCU with a 2-MHz internal bus frequency and a 500-ns bus period or instruction cycle. The MC34064 is used as a low-voltage inhibitor circuit. This 3-pin, T0-92 device ensures that the reset pin is pulled low if the operating voltage to the MCU falls below 4.6 volts. All input-only pins are pulled high so that they do not oat the inter nal CMOS gates of the HC705C8A.



The SPI lines are connected to the appropriate pins on the 529. The MOSI pin drives data out of the HC705C8A and into the DIN pin of the 529. Since the SPI is con gured as a master, the SCK pin of the HC705C8A drives the CLK pin of the 529 and the \overline{SS} pin is tied high.

The 529 is con gured in a single supply oper ation. The output DAC voltages range between 0 and 2 volts. This is accomplished by the voltage divider circuit hooked to the V_{DDA} analog power supply of 5 volts. This 2-volt reference voltage is fed into pins REFH1 and REFH2. V_{DD} is connected to the SHDN pin for normal operation.

The circuit given in Appendix A minimizes the noise often found in emulated systems. It will only work if code has been burned into the HC705C8A's internal EPROM. Instead of programming the HC705C8A, the MMDS05 can be used to emulate the HC705C8A code. This method allows more exibility in code development than using a programmed HC705C8A.

Test Software

The owchart for the SPI-driven 529 is shown in Appendix B, and the actual HC05 assembly code is given in Appendix C. This code was written for a programmed HC705C8A. Extra lines of code were added so that the routine will perform in a standalone application.

For the SPI to "talk" to the 529, the SPI must be con gured to match the 529 timing diag ram, as shown in Figure 3. Also, two SPI transmissions must be sent to form a 16-bit transfer. Before any transmissions can start, the \overline{CS} pin must be asserted low. This initializes the 529 and tells it that a new address and data will be sent to it to start the conversion process. The rst transfer sends the address pointer to the 529. The second transfer sends the DAC data byte to the 529. After both transmissions are completed, \overline{CS} is negated high and the DAC outputs are updated. This transmission sequence has been put into a subroutine called CM529_TXD.

The main routine in Appendix C will output a waveform on all DAC outputs. The waveform is a stairstep function with a frequency of 2.336 kHz. It is diagrammed in Figure 5.




Figure 5. DAC Output Stairstep Function

The instructions below are provided to test the software routine. Follow these steps after programming the HC705C8A with the code in Appendix C and constructing the schematic in Appendix A.

- 1) Power-on the circuit.
- 2) Check that the oscillator circuit on pin 38 of the HC705C8A is running at 4 MHz.
- 3) Verify that the $\overline{\text{RESET}}$ pin on the HC705C8A is 5 volts.
- 4) Verify that pins REFH1 and REFH2 on the 529 are at 2 volts.
- 5) Pins OUT0 to OUT7 on the 529 should be driving out the waveform shown in Figure 5 at a frequency of 2.336 kHz.



DESCRIPTION OF THE HC705J1A INTERFACE

Hardware

With only 20 pins, the HC705J1A is one of the smaller members of the HC05 Family. It has a total of 1240 bytes of erasable programmable read-only memory (EPROM) and includes 14 I/O pins. The schematic for the HC705J1A-to-529 interface is shown in Appendix D. The circuitry surrounding the 529 is the same as in the HC705C8A design. The only changes are the serial pins of the 529. These pins are connected to two I/O pins on the HC705J1A. The pins used to drive the 529 on the HC705J1A are as follows:

Port A, Bit 0 — This I/O pin (\overline{CS}) is configured as an output to drive the \overline{CS} pin on the 529.

- Port A, Bit 1 This I/O pin (SER_CLK) is configured as an output to drive the serial clock of the serial transmission bus.
- Port A, Bit 2 This I/O pin (SER_OUT) is configured as an output to drive the serial data out and into the DIN pin of the 529.

For further information on the HC705J1A, consult the *MC68HC705J1A Technical Data* (MC68HC705J1A/D).

Test Software

I/O manipulation is the process of toggling I/O pins with software instructions to emulate a certain piece of hardware peripheral. The owchart for the I/O-driven 529 is shown in Appendix E, and the actual HC05 assembly code is given in Appendix F. This routine was written especially for the 529 and is not a full-featured representation of the HC705C8A SPI module. Enhancements to the routine were not included to maximize the code's efficiency.

As stated in the preceding hardware section, I/O pins have been used to send out the correct serial transmission protocol to the 529. The HC05 CPU provides special instructions to speci cally manipulate single I/O pins. The 529 serial stream shown in Figure 3 will be re-created by three I/O pins on the HC705J1A.

This transmission has been put into a subroutine called CM529_TXD. The best way to describe the subroutine is to list each segment of the code to explain the I/O during transmission. For example:

Initialization Clear the CS pin Load the X register with 16; use it as a counter

Write the serial output pin Bit 7 of DAC_ADDR is read. If it is high, a one is written to SER_OUT. If it is low, a zero is written to SER_OUT.

Clock the serial clock pin The SER_CLK pin is written high and then written low.

Rotate the data bytes Rotate left the DAC_DATA byte Rotate left the DAC_ADDR byte Decrement the X register

Is the loop done?

The index register is decremented and checked to see if it is zero. If X is not zero, the code is executed at the start of writing the SER_OUT pin. This loop continues until 16 transmissions are completed. When nished, a return from subroutine is executed.



The main routine in Appendix F will output a waveform on all outputs of the DAC. The waveform is a stairstep function with a frequency of 382 Hz. It is diagrammed in Figure 5.

The instructions below are provided to test the software routine. Follow these steps after programming the HC705J1A with the code in Appendix F and constructing the schematic in Appendix D.

- 1) Power-on the circuit.
- 2) Check that the oscillator circuit on pin 2 of the HC705J1A is running at 4 MHz.
- 3) Verify that the $\overline{\text{RESET}}$ pin on the HC705J1A is 5 volts.
- 4) Verify that pins REFH1 and REFH2 on the 529 are at 2 volts.
- 5) Pins OUT0 to OUT7 on the 529 should be driving out the waveform shown in Figure 5 at a frequency of 382 Hz.

LAYOUT CONSIDERATIONS

Many considerations apply when laying out mixed signal designs such as the 529 and the HC05 MCU. The accuracy of the 529 may be greatly affected if proper layout design is not followed. Listed below are some things to check to ensure the accuracy of the DAC.

- Physically separate critical analog circuits from the digital circuits of the MCU. If possible, split the board in half to separate analog and digital circuits. Each half will have its own power and ground system.
- If at all possible, do not let analog input line traces cross digital traces. But if this must happen, make sure they cross at right angles to each other.
- Use power or ground traces to isolate the analog-input pins from the digital pins.
- With quality ceramic capacitors, bypass the power supplies to the proper ground at the 529 power pins. Keep the bypass capacitors lead lengths as short as possible.
- To bypass low-frequency power supply noise, use tantalum electrolytic capacitors of 5 to 20 μ F. These should be placed near the point the power supplies enter the board.
- If economically possible, use separate analog and digital ground planes. The two ground planes should be tied together at the low impedance power-supply source.

REFERENCES / FURTHER READING

Analog-Digital Conversion Handbook, Third Edition, New York: Prentice-Hall, 1986.

MC145050/51 Technical Data Sheet, (MC145050/D), Motorola, 1993.

MC68HC05 Applications Guide, (M68HC05AG/AD), Motorola, 1989.

MC68HC705C8 Technical Data, (MC68HC705C8/D Rev. 1), Motorola, 1990.

MC68HC705J1A Technical Data, (MC68HC705J1A/D), Motorola, 1995.

Reducing A/D Errors in Microcontroller Applications, (AN1058/D), Motorola, 1990.


MAX528/MAX529 Data Sheet, (19-4193 Rev. 1), Maxim, 1992.

I




I


Appendix A













Appendix C HC705C8A/529 Assembly Code

* * * * * * * * * * * * * * * * * * *	******	*****	*******		
* * * * * * * * * * * * * * * * * * *	******	****	* * * * * * * * * * * * * * * * * * * *		
*			*		
* Main	Poutine	. C87 M529 - 705	5C8A to MAXIM MAX529 DAC *		
*	KOULTHE	$COA_MJZJ = 70.$	COA CO MAXIM MAXJZY DAC		
*****	******	****	****		
+			+		
* File Name: C8A M		r	Commission (a) Matamala 1005 t		
* File Name: C8A_M	1529.RIN		Copyright (c) Motorola 1995 *		
* Full Functional	Deeerin	tion of Douting			
rarr ranceronar	Descrip	OLION OL ROULING	e Design.		
IIOgIam IIOW	T 2 . . 2	14	· hit hander ·		
Reset: Initializes poits to					
^ _	-		half-buffered mode		
*			ss and count for test *		
*			oop to create stair step function *		
* CM529_TXD:			*		
*		address with SI	×		
*		data with SPI	*		
*	Set CS		*		
*			*		
* * * * * * * * * * * * * * * * * * * *	******	******	* * * * * * * * * * * * * * * * * * * *		
*			*		
* Part Speci	fic Fra	mework Includes	s Section *		
*			*		
			DE) to include the part specific *		
* framework for th	le targe	et part.	*		
*			*		
* * * * * * * * * * * * * * * * * * *	******	*****	* * * * * * * * * * * * * * * * * * * *		
#nolist					
#INCLUDE 'H705C8A.FRK'			;Include the equates for the HC705C8A		
			;so that all labels can be used.		
#list					
* * * * * * * * * * * * * * * * * * * *	******	*****	* * * * * * * * * * * * * * * * * * * *		
*			*		
* MOR Bytes	Definit	ions for Main H	Routine *		
*			*		
* * * * * * * * * * * * * * * * * * *	******	*****	* * * * * * * * * * * * * * * * * * * *		
0	org	MOR1			
	lb	\$00	;nothing changed		
0	org	MOR2			
	lb	\$00	;nothing changed		
		•	2 2		



* * * * * * * * * * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * * *	******
*			*
* Equates	and RAM	Storage	*
*			*
* * * * * * * * * * * * * * * *	******	* * * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
CS	equ	0	;bit # for chip select
*** RAM sto	rage var	iables ***	
	org	RAM Start	;start of static RAM at \$50
DAC_ADDR	rmb	1	;1 byte needed for DAC address
DAC_DATA	rmb	1	;1 byte needed for DAC data
COUNT	rmb	1	;1 byte for counting
COONT		T	vi byte for counting
* * * * * * * * * * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * * *	******
*			*
* Program	Initial	ization	*
*			*
* This section	sets up	the port for bit	banging. *
* The COP Watch			*
* The SPI is in			*
*			*
* To prevent fl	oating i	nputs and associa	ated high current draw, *
			alized to outputs.
*	_, • F		*
* * * * * * * * * * * * * * *	******	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
	org	EPROM_Start	;start of user eprom at \$160
CM529 START	lda		
	sta	PORTA	;port A = \$FF
	sta	DDRA	;port A all outputs
	sta	PORTB	
	sta	DDRB	;port B all outputs
	sta	PORTC	·Fore D are eachad
	sta	DDRC	;port C all outputs
	bea	DDite	·pore e arr ouepueb
* Turn on	COP wat	chdoq	
	lda	#\$04	
	sta	COPCR	;turn on COP
* Initial	ize SPI n	module	
	lda	#\$50	;turn on spi, mstr mode
	sta	SPCR	;cpha=cpol=0



***********	* * * * * * * *	* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
	9 Main P	rogram Loop	
	transmi	the routine to o ssion. Each DAC o	check for channel will have a 2.336kHz
* * * * * * * * * * * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * * * *	***************************************
* Set up 1	DAC for	un-buffered outpu	it mode
	lda	#\$00	;load up DAC_ADDR=\$00
	sta lda sta	DAC_ADDR #\$80 DAC_DATA	;load up DAC_DATA=\$80
	jsr	CM529_TXD	;transmit info to MAX529
* Initial	ize DAC lda sta	address and COUN #\$FF DAC_ADDR	f for test ;all DAC channels will be tested
	clr	COUNT	;clear COUNT
 Loop to CM529_Loop 	output lda	stair step funct: COUNT	ion on all 8 DAC outputs
	sta jsr	DAC_DATA CM529_TXD	<pre>;store COUNT to DAC_DATA ;transmit info to MAX529</pre>
	lda add sta	COUNT #\$20 COUNT	;add \$20 to COUNT
* Kick the	e Watchd	og and Loop back	
CM529_BRANCH	lda sta lda sta	#\$55 COPRST #\$AA COPRST	;reset COP
	bra	CM529_Loop	;branch to Loop

*

* * *

* * *




* * * * * * * * * * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
*			*	
* CM529_TXD SubRoutine				
*			*	
* Thig gubrouti	ne will	write the address	s and data info to the MAX529 *	
*	IIE WIII	witte the address	s and data into to the MAX329	
* Conditions: DAC_ADDR and DAC_DATA defined				
* Destroys: X,	ACCA		*	
*			*	
*****	* * * * * * * *	* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
* Send ou	t 16 bit	frame *		
CM529_TXD	bclr	CS, PORTA	;CS* is low	
* Send ou	t addres	S		
	lda	DAC_ADDR	;load ACCA with ADDR	
	sta	SPDR	;store ACCA to spi data reg	
CM529 W1	brclr	7,SPSR,CM529 W1	;wait until SPIF flag is set	
		,		
* Send ou	t data			
Seria da	lda	DAC_DATA	;load ACCA with DATA	
		SPDR	;store ACCA to spi data reg	
CM529 W2			;wait until SPIF flag is set	
CM5Z9_WZ	DICII	7, SPSR, CMSZ9_WZ	Wait until SPIF Hay is set	
	bset	CS,PORTA	CS* is high, end 16 bit frame	
	rts		;return from subroutine	
******	******	*****	* * * * * * * * * * * * * * * * * * * *	
*			*	
* Interru	pt and R	eset vectors for	Main Routine *	
*			*	
* * * * * * * * * * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
	orq	RESET		
	fdb	CM529 START		




I

Appendix D






Appendix E HC705J1A/529 Flowchart









Appendix F HC705J1A/529 Assembly Code

* Main Routine J1A M529 - 705J1A to MAXIM MAX529 DAC * File Name: J1A M529.RTN Copyright (c) Motorola 1995 * Full Functional Description Of Routine Design: Program flow: * Reset: Initializes ports for bit banging. * Set up MAX529 for half-buffered mode * Initialize DAC address and count for test * Execute continuous loop to create stair step function * JM529 TXD: Clear CS Loop 16 times * Write address and data on port pin clock it * Loop done * Set CS * * Part Specific Framework Includes Section * Place the assembler statement (#INCLUDE) to include the part specific * framework for the target part. #nolist #INCLUDE 'H705J1A.FRK' ;Include the equates for the HC705J1A ; so that all labels can be used. #list * * MOR Bytes Definitions for Main Routine MOR org ;COP enabled, osc resistor enabled db \$21 ; If used on a mask rom part, ; be sure to specify this option.



* * * * * * * * * * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
*				*
* Equates	and RAM	Storage		*
*				*
* * * * * * * * * * * * * * *	* * * * * * * *	* * * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
CS	equ	0	;bit # for chip select	
SER_CLK	equ	1	;bit # for serial clock	
SER_OUT	equ	2	;bit # for serial data out	
*** DNM ato	2000 1102	isbled ***		
KAM SUU	rage var	Tables """		
	org	RAM	;start of static RAM at \$C0	
DAC ADDR	rmb	1	il byte needed for DAC address	
DAC DATA	rmb	1	il byte needed for DAC data	
COUNT	rmb	1	il byte for counting	
COONT		T	, Dyte for counting	
* * * * * * * * * * * * * * *	******	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *	
*				*
* Program	Initial	ization		*
*				*
* This section	sets up	the port for bit	banging.	*
*				*
* To prevent fl	oating i	nputs and associa	ated high current draw,	*
—	-	-	-	*
* the HC705J1A has pulldown devices on all I/O pins. This				
<pre>* initialization should enable these pulldowns on unused I/O * pins. RESET_ enables the pulldowns, so no code is required.</pre>				*
* PINS. KESEI_	ellables	che pulladwins, so	no code is required.	*
 * * * * * * * * * * * * * * * *	******	* * * * * * * * * * * * * * * * * *	*****	
	org	EPROM	;start of user eprom at \$300	
JM529 START	lda	#\$01	rstart of aser epion at \$500	
UMJZJ_START	sta	PORTA	;init portA	
	lda		VIIIIC POICA	
		#\$07		
	sta	DDRA	;init port A dir	
* * * * * * * * * * * * * * *	******	* * * * * * * * * * * * * * * * *	*****	
*				*
* JIA M52	9 Main P	rogram Loop		*
*		Logian Loop		*
* The gode rung	through	the routine to c	book for	*
	5			*
		SSION. EACH DAC C		*
* stair step fu	nction			*
	******	* * * * * * * * * * * * * * * * * *	*****	Ŷ
* Set up	DAC for	un-buffered outpu	ut mode	
bee ap	lda	#\$00	;load up DAC_ADDR=\$00	
	sta	DAC_ADDR	. Toad ab bijo_impri 400	
	lda	#\$80	;load up DAC_DATA=\$80	
	sta	H,SOU DAC_DATA	, TOUR UP DEC DETE-400	
		JM529_TXD	;transmit info to MAX529	
	jsr		I CLANDILL INLO LO MAAJZY	



* Initialize DAC address and COUNT for test #\$FF ;all DAC channels will be tested lda DAC ADDR sta clr COUNT ;clear COUNT Loop to output stair step function on all 8 DAC outputs JM529_Loop lda COUNT DAC_DATA sta JM529_TXD ;store COUNT to DAC_DATA jsr ;transmit info to MAX529 lda COUNT ;add \$20 to COUNT add #\$20 COUNT sta Kick the WatchDog and loop back JM529_BRANCH lda #\$00 ;reset COP sta COPR JM529_Loop bra ;branch to Loop * * JM529_TXD SubRoutine * This subroutine will write the address and data info to the MAX529 * * Conditions: DAC_ADDR and DAC_DATA defined * Destroys: X ***** * Send out 16 bit frame * bclr CS,PORTA JM529_TXD ;CS* is low ldx #16T ;load X with 16 * * * Write the serial output pin WRITE brclr 7,DAC_ADDR,JM529_C ; if temp bit7 = 0, ; goto jm529_c bset SER_OUT,PORTA ;ser_out = 1 JM529_CLOCK ;goto jm529_clock bra bclr SER_OUT,PORTA ;ser_out = 0 JM529_C * * * Clock the serial clock pin bset SER_CLK,PORTA ;ser_clk = 1 JM529_CLOCK bclr SER_CLK,PORTA ;ser_clk = 0 rol DAC_DATA ;rotate left DAC_DATA DAC_ADDR rol ;rotate left DAC_ADDR decx ;decrease counter loop bne WRITE ; is the count finished? bset CS,PORTA ;CS* is high, end 16 bit frame rts



> org RESET fdb JM529_START



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



AN1256/D For More Information On This Prod