1 Introduction

This document describes the usage of a Power Management IC (PMIC) in the i.MX-RT600 crossover processor family. The PMIC used in the MIMXRT685-EVK is a PCA9420 which is targeted for low power microcontroller applications. The main features of this PMIC are: 1 MHz I²C-bus slave interface, linear battery charger for li-ion batteries, two step-down DC-DC buck converters and two LDOs with programmable output voltages.

Using a PMIC adds flexibility to the RT600 to configure the power supply rails according to the needs of the application. The RT600 can operate in different power modes such as active, sleep, deep-sleep and deep power-down. Each power mode may require different power settings (for example, enabling/disabling each rail and changing the output voltage of each rail) to achieve a better performance and efficiency.

The RT600 can also operate without an external PMIC by using an internal LDO to supply power to the core logic. However, this configuration has the disadvantage of not being very power efficient due to the nature of the LDO.

2 PMIC summary and features

The following describes the main features of the PCA9420 PMIC:

• Linear battery charger for charging single cell li-ion battery

• Two step-down DC/DC converters:
  — SW1: core buck converter, 0.5 - 1.5 V output, 25 mV/step, and a fixed 1.8 V, up to 250 mA
  — SW2: system buck converter, 1.5 - 2.1/2.7 - 3.3 V output, 25 mV/step, up to 500 mA

• Two LDOs
  — LDO1: always-on LDO, 1.70 - 1.90 V output, 25 mV/step, up to 1 mA
  — LDO2: system LDO, 1.5 - 2.1/2.7 - 3.3 V output, 25 mV/step, up to 250 mA

• 1 MHz I²C-bus slave interface

This PMIC has four modes where each one can be configured with different settings. Each mode can be configured to enable/disable the four output voltage rails and their voltage level. The RT600 can then simply switch between these modes by using the external pins (MODESEL0/1) or via I²C.

2.1 PMIC default voltage

Upon initial power-up of the PMIC, Mode 0 is selected. Table 1 describes the default output voltages for the four different modes. These values are defined by the MODECFG_x registers from the PMIC and can then be re-configured via the I²C.
Table 1. PMIC default voltages

<table>
<thead>
<tr>
<th>PMIC default output voltages</th>
<th>Mode 0 (default)</th>
<th>Mode 1</th>
<th>Mode 2</th>
<th>Mode 3</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW1_OUT</td>
<td>1.0 V</td>
<td>1.2 V</td>
<td>1.2 V</td>
<td>1.2 V</td>
</tr>
<tr>
<td>SW2_OUT</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
</tr>
<tr>
<td>LDO1_OUT</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
</tr>
<tr>
<td>LDO2_OUT</td>
<td>3.3 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
</tr>
</tbody>
</table>

The user should be careful that the configured voltages in the PMIC are within the voltage specification for the RT600 power supplies. Refer to *RT600 Product data sheet* (document RT600) for the voltage specification.

3 RT600 power domains

Table 2 describes the different power rails used by the RT600.

Table 2. RT600 power domain

<table>
<thead>
<tr>
<th>Power rail</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VDDCORE</td>
<td>Power supply for core logic. May be supplied from the internal LDO or from an external PMIC.</td>
</tr>
<tr>
<td>VDDIO_0/1/2</td>
<td>Supply voltage for GPIO pins and PMIC I2C pins.</td>
</tr>
<tr>
<td>VDDA_ADC1V8</td>
<td>1.8 V supply voltage for on-chip analog functions other than the ADC and comparator including power to the internal LDO.</td>
</tr>
<tr>
<td>VDD1V8</td>
<td>1.8 V supply voltage for on-chip digital logic.</td>
</tr>
<tr>
<td>VDDA_BIAS</td>
<td>1.8 V analog supply voltage for ADC and comparator.</td>
</tr>
<tr>
<td>VDD_OA1V8</td>
<td>Bias for ADC and comparator. Must be equal to max input voltage.</td>
</tr>
</tbody>
</table>

For information on the power sequence needed by the RT600, refer to the Power Sequencing section in *RT600 Product data sheet* (document RT600).

4 PMIC connections in MIMXRT685-EVK Rev E board

Figure 1 shows a high-level diagram of the connections between the PMIC and the RT600. For VDDIO_1, the power source is configurable in the EVK with jumper JP12. This is useful for applications that require changing the voltage level of the GPIOs belonging to the VDDIO_1 group by simply changing a jumper connection (1.8 V or 3.3 V by default). For more details on the EVK connections, refer to the MIMXRT685-EVK schematics available for download on https://www.nxp.com.
The RT600 has five dedicated pins for communication with an external PMIC, these include an I²C interface, two output mode pins and an interrupt input pin. The I²C interface can be used to configure all the different settings that the PMIC offers, it can also be used to change the current mode used by the PMIC, otherwise the dedicated PMIC_MODE0/1 pins can be used for switching between the modes. The PMIC can also generate interrupts to inform the RT600 about events, such as, voltage threshold warnings, thermal warning, watchdog triggers, power good/bad indicators among other features.

For the WLCSP114 package, there are no dedicated pins for the PMIC. However, the user can use another Flexcomm I²C interface to support PMIC communication over I²C. Refer to PMIC usage for WLCSP114 package.

5 MCUXpresso SDK support for the PMIC

The MCUXpresso SDK for the RT600 includes support for the PMIC. The following sections describe how the PMIC usage is leveraged in the SDK.

5.1 MCUXpresso SDK support for the PMIC

The MCUXpresso SDK for the RT600 includes a driver (fsl_pca9420.c/h) for interfacing the PCA9420 PMIC over I²C. There is a specific example located in <RT600_SDK>/boards/evkmimxrt685/driver_examples/pca9420/ that demonstrates how to use this driver.

This PMIC driver example displays a menu-like interface in the serial console and allows the user to do the following:
1. Dumping Mode Settings
2. Switch Mode
3. Dump PCA9420 register content
4. Feed watchdog

5.2 PMIC usage for WLCSP114 package

The WLCSP114 package of the RT600 family doesn't have dedicated pins for the PMIC. However, the user can select another Flexcomm I2C instance to support PMIC communication. This is easily configured in the PMIC I2C driver of the SDK as it is not tied to any specific Flexcomm I2C instance. An example is as shown below, where the BOARD_PMIC_I2C_<XXX> implementation is board dependent and can be found in the board.c file under each example application.

```c
BOARD_PMIC_I2C_Init();
PCA9420_GetDefaultConfig(&pca9420Config);
pca9420Config.I2C_SendFunc = BOARD_PMIC_I2C_Send;
pca9420Config.I2C_ReceiveFunc = BOARD_PMIC_I2C_Receive;
PCA9420_Init(&pca9420Handle, &pca9420Config);
```

The user should also configure the correct pin function for the selected Flexcomm I2C instance in the pin_mux.c file. For this, the MCUXpresso Config Tools can be used to easily configure the pins to the Flexcomm function. For more information on this tool, refer to MCUXpresso Config Tools User's Guide (IDE) (document MCUXIDECTUG).

5.3 SDK examples using PMIC

The SDK for the RT600 includes several example applications that configure the PMIC in a certain way. Here are some examples of how the PMIC is used:

- Demos using the SD card, may configure LDO2_OUT (VDDIO_2) to 1.8 V instead of the default 3.3 V. This allows the SD card to operate in a higher speed setting according to the SD standards.
- DSP examples change the SW1_OUT (VDDCORE) voltage to run the Cortex-M33 and HiFi4 DSP at the maximum frequencies.
- Examples using different power modes such as the power_manager demo and some of the USB examples.

5.4 Low power modes using the PMIC

One of the advantages of using a PMIC with the RT600 is when entering different power modes. This way, for each power mode, you can have different output voltages or completely turn off a voltage rail that is not needed.

The RT600 SDK provides the power_manager example located under <RT600_SDK>\boards\evkimxrt685\demo_apps\ which demonstrates the use of the different power modes available in the RT600 but also leverages the PMIC by configuring the power rails to different settings. Table 3 shows the voltages that each power mode configures for this demo.

To change between the different PMIC modes, the RT600 uses the PMIC_MODE0/1 pins. The power library API from the SDK handles these pins and they are set when entering the corresponding power mode.

**Table 3. Voltage vs power mode in power_manager example**

<table>
<thead>
<tr>
<th>PMIC output (Power rail) vs RT600 power mode</th>
<th>Active mode</th>
<th>Sleep mode</th>
<th>Deep Sleep mode</th>
<th>Deep power down mode</th>
<th>Full deep power down mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>PMIC_MODE0/1</td>
<td>0b00</td>
<td>0b00</td>
<td>0b01</td>
<td>0b10</td>
<td>0b11</td>
</tr>
<tr>
<td>SW1_OUT (VDDCORE)</td>
<td>1.0 V</td>
<td>1.0 V</td>
<td>0.7 V</td>
<td>0 V</td>
<td>0 V</td>
</tr>
</tbody>
</table>

*Table continues on the next page...*
Table 3. Voltage vs power mode in power_manager example (continued)

<table>
<thead>
<tr>
<th>PMIC output (Power rail) vs RT600 power mode</th>
<th>Active mode</th>
<th>Sleep mode</th>
<th>Deep Sleep mode</th>
<th>Deep power down mode</th>
<th>Full deep power down mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>SW2_OUT (VDDIO_0/1, VDD1V8, VDDA_ADC1V8)</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>0 V</td>
</tr>
<tr>
<td>LDO1_OUT (VDD_A0IV8)</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
<td>1.8 V</td>
</tr>
<tr>
<td>LDO2_OUT (VDDIO_2)</td>
<td>3.3 V</td>
<td>3.3 V</td>
<td>3.3 V</td>
<td>3.3 V</td>
<td>0 V</td>
</tr>
</tbody>
</table>

6 Conclusion

Using a PMIC on the RT600 provides great flexibility and allows applications to be more power efficient. The user should evaluate if using an external PMIC brings advantages to their application.

7 References

- *RT6xx User Manual* (the document UM11147)
- *RT600 Product data sheet* (the document RT600)
- *PCA9420 Product data sheet* (the document PCA9420)
- MCUXpresso SDK for RT600
Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer’s applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, I2C BUS, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, Altiview, C-5, CodeTEST, CodeWarrior, ColdFire, ColdFire+, C-Ware, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Converge, Ready Play, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Hybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, SMARTMOS, Tower, TurboLink, UMEMS, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2020. All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: March 18 2020
Document identifier: AN12790