AN13036 Introduction to Boundary Scan of LPC5500

Rev. 0 — 30 October 2020

Application Note

1 Overview

This document focuses on the procedure of entering boundary scan mode for the board-level test. It provides the setup sequence and script examples to ensure first-pass success.

Engineers should understand the standard for the test access port and boundary scan architecture from IEEE 1149.1.

1.1 Boundary scan

Boundary scan is a method for testing interconnects on PCBs and internal IC sub-blocks. It is defined in the IEEE 1149.1 standard.

In boundary scan test, each primary input and output signal on a device is supplemented with a multi-purpose memory element called a boundary scan cell. These cells are connected to a shift register, which is referred to as the boundary scan register. This register can be used to read and write port states.

In normal mode, these cells are transparent, and the core is connected to the ports. In boundary scan mode, the core is isolated from the ports and the port signals are controlled by the JTAG interface.

The following figure shows the principle of boundary scan chain.

Contents

1	Overview1
1.1	Boundary scan1
1.2	JTAG Test Access Port (TAP)2
1.3	BSDL introduction3
1.4	Downloading LPC55(S)xx BSDL
	file4
2	Setting up BSDL scan environment
2.1	JTAG tool4
2.2	Installing software4
2.3	Hardware connection diagram5
2.4	Setting LPC55(S)xx into boundary
	scan mode6
3	BSDL file validation using JTAG Live
	controller and JTAG Live Buzzer 7
3.1	Creating a new project by JTAG
	Live Buzz8
3.2	Infrastructure test12
4	Reference15





1.2 JTAG Test Access Port (TAP)

The JTAG TAP is a general-purpose port and it can provide access to many test support functions built into the component. It has four or five signals, as described in the following table. The TAP controller can be used for boundary scan as aforementioned by using the JTAG pins.

Table 1.	JTAG	pin	signal	description
----------	------	-----	--------	-------------

Signal Name	I/О Туре	Description
ТСК	Input	The test clock input provides the clock for the test logic.

Table continues on the next page...

Signal Name	I/О Туре	Description
TMS	Input	The value of the signal presented as TMS at the time of a rising edge at TCK determines the next state of the TAP controller.
TDI	Input	Serial test instructions and data are received by the test logic.
TDO	Output	Serial output for test instructions and data from the test logic.
TRST_N	Input	Optional active low signal to reset the TAP controller.

Table 1. JTAG pin signal description (continued)

1.3 BSDL introduction

BSDL files are based on the syntax and grammar of VHDL (Very high-speed integrated-circuit Hardware Description Language). They describe those aspects of the boundary scan implementation that are not defined by the standard. For example, it provides the length of the instruction register (which is set by the device manufacturer), but not the length of the ID register (which the standard mandates is 32 bits long). It gives information on which boundary scan cells connect to each pin, details of various registers, and a description of the boundary scan cells themselves.

The following figure shows the main elements of a BSDL file (for simplicity, not all features are shown).



For more details about BSDL, see https://www.xjtag.com/about-jtag/bsdl-files/bsdl-and-svf-file-formats/.

1.4 Downloading LPC55(S)xx BSDL file

Users can download BSDL files from the following links:

LPC55(S)6x: https://www.nxp.com/downloads/en/bsdl/LPC55S6X-BSDL.zip

LPC55(S)2x: https://www.nxp.com/downloads/en/bsdl/LPC55S2X-BSDL.zip

LPC55(S)1x: https://www.nxp.com/downloads/en/bsdl/LPC55S1X-BSDL.zip

For the latest part, users can download the BSDL file from "Design Tools & Files" item in the "Tools & Software" quick link on this part's dedicate website in nxp.com.

2 Setting up BSDL scan environment

2.1 JTAG tool

In this application note, JTAG Live controller is used, which is USB connected and powered and features a single test access port in JTAG Technologies standard pin-out. It offers a maximum programable TCK speed of 6 MHz and features programmable output voltage and input thresholds. Users can purchase JTAG Live controller through the following link:

https://www.jtaglive.com/product/low-cost-usb-jtag-live-controller-interface/

The following figure shows the JTAG Live controller.



2.2 Installing software

The JTAG Live controller needs coordinate with PC software "JTAG Live Buzz". The JTAG Live Buzz is downloadable from the website JTAGLive.com.

The free software can be downloaded when the user provides registration to the site.

https://www.jtaglive.com/product/jtag-live-buzz/

Select the Download for free for the JTAG Live Buzz.



2.3 Hardware connection diagram

The JTAG Live controller consists of:

- Universal debugger hardware
- · Debug cable specific to the processor architecture

The following figure shows the schematic diagram of hardware connection



Suggestions for users are as follows:

- To prevent the debuggers or target being damaged, it is forbidden to plug or unplug the debugger while the target is powered on. The recommended sequence for powering on or off is as follows:
 - Power on: debugger > target
 - Power off: target > debugger
- The debugger interface has pin1. Please double check the direction to prevent damages to the debugger or target.
- It is recommended to press "Help->JTAG Training Center..." to enter the off-line help system to get basic training of JTAG Live tool.

Take the LPC55S69-EVK board as an example:

- 1. Connect JTAG Live Controller to the EVK board by the 10 pin DuPont wires.
- 2. Connect to the PC through the USB cable.
- 3. Connect the EVK USB port to the PC.

2.4 Setting LPC55(S)xx into boundary scan mode

To set LPC55(S)xx into boundary scan mode, perform the following steps:

- Configure P0_2(TRST) = 1, P0_11(SWCLK) = 1 and PIO0_12 (SWDIO) = 0.
- Press and hold the "ISP(PIO0_5)" button (PIO0_5 = 0).
- Press and hold the "RESET" button (Reset = 0).

- Release the "RESET" button (Reset = 1).
- Release "ISP" button (PIO0_5 = 1).

JTAG functions TRST, TCK, TMS, TDI, and TDO are selected on pins PIO0_2 to PIO0_6 by hardware when the LPC55(S)xx parts are in boundary scan mode.

Now LPC55(S)xx enters boundary scan mode.

3 BSDL file validation using JTAG Live controller and JTAG Live Buzzer

When the JTAG Live controller is connected with the PC successfully, the "USB Serial Converter" should appear in the Device Manager, as shown in the following figure.



Open the JTAG Live software and choose "JTAG Live".

All Apps Documents Settings	Photos	More 🔻 …
Best match		
JTAG Live 1.8 Live App	\rightarrow	JTAG Live
Apps		JTAG Live 1.8
🔀 🛛 JTAG Live License Manager	>	Арр
🎬 jtaglive_setup (1).exe	>	
🔀 jtaglive_setup.exe	>	📑 Open
J-Link JTAGLoad V6.56	>	
Uninstall JTAG Live 1.8	>	Recent
Documents (9+)		EPC55S69JBD100_HLQFP100
Folders (1+)		Project_HLQFP100
		Project_LPC55S69_HLQFP100
- Figure 7. JTAG Live Software		

3.1 Creating a new project by JTAG Live Buzz

To create a new project by JTAG Live Buzz, perform the following steps:

1. Create a new project by clicking "Project -> Start".

🌃 JTAG Live		
Project Task Instr	rument <u>W</u> indow <u>T</u> ools <u>H</u> elp	1
* <u>S</u> tart		
Save		Ctrl+S
Save <u>A</u> s		
Preferences		
<u>C</u> lose		
E <u>x</u> it		
Create <u>A</u> rchive		
<u>1</u> . C:\	<pre>,Product_NXP\LPC55S6x\5. Templates\LPC55S69BSDL\LPC55S69JBD100BSDL\LPC55S69JBD100_HLQFP100.jt</pre>	d l
<u>2</u> . C:∖Us	\Desktop\backup\LPC556x_BSDL_TestReport\HLQFP100_Prj1\Project_HLQFP100.jtI	
<u>3</u> . C:\Use	<pre>Desktop\backup\LPC556x_BSDL_TestReport\HLQFP100_Prj\Project_LPC55S69_HLQFP100.jtl</pre>	
<u>4</u> . C:∖	\bsdl_test\Project_f.jtl	
Figure 8. Creati	ng a new project	

2. Select "Create a new JTAG Live Project" and click the "Next" button.

JTAG Live Starts Here !				?	×
What do you want to	do?				
Create a new JTAG Live Project					
© Open an existing JTAG Live Project:					
O Open an existing Archive:					
		< Back	Next >	Can	cel
		- DOON		Cark	
gure 9. Creating a new JTAG Live Pro	oject				

3. Enter the name of the project and the directory to store the project files, and then click the "Next" button.

JTAG Live Sta	arts Here !		? ×
Choose	a name	and file location for the new project:	
Project Name:	LPC55(S)69JB	D100_BSDL_AN	
Location:	C:\Use	\Documents\JTAG Live\projects	
File Name: Data Folder:	C:\Users\ C:\Users\	\Documents\JTAG Live\projects\LPC55(S)69JBD100_BSDL_AN.jtl \Documents\JTAG Live\projects\LPC55(S)69JBD100_BSDL_AN\	
		< Back Next >	Cancel
Figure 10. Enter	ing the project	t name and selecting project store path	

4. Create a new scan chain and click the "Next" button.



5. Right-click in the window and select "insert device", and then click the "Next" button.



8. In the following window, select "Finish".

Modifying the Board configuration	?	×
Device Types:		
Device File Package Tem DEVL1 C-Maging Supplement NXPU P2555011 Documental IP25552, ANR/SOL Tastlor55556100 bed Concurrent on the		
1 00 central or weather a room transforment is considered an appriller decorporation and DEMORT_With		
< Back Fin	nish Cano	cel
ure 15. Creating a new project finished		

9. Now create a new task. Select "Task Type" as "Buzz" and type in "Task Name" (for example, PIO0_0 to PIO0_1).

New JTAG Live Task		?	\times
Task Name		Help	
Task Name: PIO0 0 to PIO0 1			
Task Type: 🛛 🕖 Buzz			•
	ОК	Cance	el

3.2 Infrastructure test

An infrastructure test is used to determine if the BSDL is valid and to determine if the JTAG Live dongle can talk to the targeted device.

1. Click on the Infrastructure Test icon to execute the test.

BSDL file validation using JTAG Live controller and JTAG Live Buzzer

JTAG Live - C:\MagicoeSync\Product_NXP\I	LPC55S6x\5. Templates\LPC55S69BSDL\LPC55S69JBD100BSDL\LPC55S69JBD100_HLQFP100
ITAG Live - C:\MagicoeSync\Product_NXP\I Project Task Instrument Window Tools Image: Second state of the s	LPC55S6x\5. Templates\LPC55S69BSDL\LPC55S69JBD100BSDL\LPC55S69JBD100_HLQFP100 Help
## TAP1 - TDO	
Figure 17. Infrastructure Test icon	

2. If everything is connected properly, a dialog boxs appears with "Passed". If "Failed", see Chapter 2.4 and ensure that the pins setting are correct.

JTAG Live - C:\MagicoeSync\Product_NXF	VLPC55S6xV	5. Templa	ates\LPC55	S69BSDL\LPC555	569JBD100BSDL\LPC55S69JBD100_HLQFP100 - [Infra Truth Table - ir	nfra]
🔨 🔒 🗞 🗙 🏷 🖵 😤 🖉						
ز، 	T-TAP	Chain	Device	Register	CAPTURE Test	
Name Pin id	1	TAP1	DEV1_1	IR	0001	
E 🛃 HLQFP100			Flag	IR-pattern	1111100000	
Buzz	T-TAP	Chain	Device	Register	IDENT Test	
E- Boards	1	TAP1	DEV1_1	ID	0001011100100110000000000101011	
TAP1 - TDI	T-TAP	Chain	Device	Register	TRST Test	
⊕ # DEV1_1	1	TAP1	DEV1_1	IR	000-	
* # TAP1 - TDO		1152	-		1	
			F	a	ssed ок	
Figure 18. JTAG Tool connect	III success	fully				

3. Double-click on the Buzz icon to open up the Buzz settings.

🔞 ITAG Live - C\MagicoxSync\Product_NXPL	C35564.5. Templates/JPC55569850/UJPC555698D10085D(UJPC5556918D100 HLQFP100 - [Buzz - Tack HLQFP100] - 57 ×
Project Task Instrument Window Tool	Leb x
Name Prind	Standard Vatat
Enders Emilia Devices - # TAP1-TDI ⊕ ⊄ DEV1_1	Pro Value D
- 🏶 TAP1 - TDO	
	Posture
	Constraints
	B Denice ♥ Pin ♣ Valee (Dree) 2 Note
*	
Figure 19. Buzz setting	

4. After opening the Buzz setting, user can expand the device to show the pins. In this example, the device name is "DEV1_1". First, make sure that each Pin ID should match the device datasheet naming convention. Then, select the pin to observe and drag it to the Pin area under the Buzz selection. In this example, PIO0_0 pin is selected as the driver.

1 °		
Name	Prid Image: Same of the sa	
	Φ 22 XIA Bazz Φ 10 XIA Reg Φ 10 XIA Pr	<u></u>
	Protect P Pro ♣ Value Diver Protect P Pro ♣ Value Diver @ Divice P Pro ♣ Value Diver	\$
	P Too 42.3 P0.10 Containin •P 47 9.0,10 •P0.33 p0.11 ● Device ♥ Pn ♣ Value Dove) ₽ Note •P 30 p0.12 •P1 ● Value Dove) ₽ Note ■ ■ •P 100 p0.13 •P1 ■ ■ ■ ■ ■	4

5. Select the receiver pin and drag it into the receiver Pin area. For this example, PIO0_1 is used.

Name Poid Sandard	
•↑♥109 VS5 Watch ••♥118 VS5 Pro ••♥118 VS5 Pro ••♥128 VS5 Pro ••♥128 VS5 Pro ••♥128 VAL Baz ••♥129 VTAL Baz	
• 0 100 x NL Pn DEV(1-123 D Pn DEV(1-14 • 0 10 yrds_1	9 •
Prior p. 2.7 - #710 p. 2.7 - #755 p0.3 - #757 p0.13 - #777 p0.14 - #777 p0.14	<u></u>
Image: Second Seco	

6. Run the Buzz scrip by selecting the Buzz icon. On the testing board, if the driver and receiver is connected and BSDL is valid, the Buzz window turns to green to indicate success.

Project Iask Instrument Window Iool	: Help	
Name Pinid ▲	Value: Value:	Click here to test
- 07 /3 A IAL_ - 07 113 XIAL_ - 07 120 xIAL_ - 07 12 grode_0 - 07 13 grode_0 - 07 13 grode_1 - 07 14 grode_2 - 07 13 grode_1 - 07 14 grode_2 - 07 14 g	Prr: [DEV1_1 · 123 Device Prn [DEV1_1 - 14 Measure @ Device ♥ Pn \$ Value (Dive) @ Device ♥ Pn ↑ Value (Sense)	
-#10 p0.7 -#126 p0.8 -#126 p0.9 -#126 p0.9 -#33 p0.11 -#33 p0.12 -#170 p0.14 v	Constraints ● Device ♥ Pn ♣ Value (Drive) ₽ histe	#
xi 11:30:44 [0000] Buzz "HLQFP100" in progress, j 11:30:46 [0000] Buzz "HLQFP100" ready 11:31:16 [0000] Buzz "HLQFP100" in progress, j	ease wat	

4 Reference

- LPC55S6x/LPC556x Datasheet, Rev. 1.9 (LPC55S6x)
- LPC55S2x/LPC552x Datasheet, Rev. 1.8 (LPC55S2x/LPC552x)
- LPC55S1x/LPC551x Datasheet, Rev. 1.3 (LPC55S1x/LPC551x)

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

> Date of release: 30 October 2020 Document identifier: AN13036

arm