

# AN13037

## LPC55Sxx Debug Authentication

Rev. 0 — 11/2020

Application Note

### 1 Introduction

The LPC55Sxx family of devices includes a variety of possibilities to configure the debug port and a possibility to debug the firmware. The fundamental principles of debugging, which require access to the system state and system information, conflict with the principles of security, which require the restriction of access to assets. Thus, many products disable the debug access completely before deploying the product. This causes challenges for product design teams to do a proper Return Material Analysis (RMA). To address these challenges, the LPC55Sxx offers the Debug Authentication Protocol (DAP) as a mechanism to authenticate the debugger (an external entity) which has the credentials approved by the product manufacturer before granting the debug access to the device. Figure 1 shows an example usage of the debug authentication. The OEM is the owner of the root key pairs. The root key hash is programmed into the device during manufacturing. When the end customer faces an issue, the device is shipped to a repair center. The field technician can send a request to the OEM to provide the Debug Credential certificate (DC), which is signed by a private root key. The field technician uses this DC to provide debug access.

#### Contents

1	Introduction.....	1
2	Overview.....	2
3	Sample example application.....	3
4	Conclusion.....	13
5	References.....	13




Figure 1. Debug Authentication protocol usage example



## 2 Overview

The debug port uses the Single-Wire Debug (SWD) connection. The ARMv8-M extension specifies a possibility to secure the debug port with an option to open the debug port on a device which has been locked. NXP provides a debug authentication protocol based on different-size cryptography keys.

Version 1.0 uses the RSASSA-PKCS1-v1\_5 signature verification using RSA keys with a 2048-bit modulus and a 32-bit exponent.

Version 1.1 uses the RSASSA-PKCS1-v1\_5 signature verification using RSA keys with a 4096-bit modulus and a 32-bit exponent.

The debug authentication scheme on LPC55Sxx assures that the debugger, in possession of required debug credentials, can successfully authenticate over the debug interface and access-restricted parts of the device.




Figure 2. Internal debug system elements and connections

- DAP: The Debug Access Port has a Serial Wire port (SWJ-DP) that interprets the data coming in and routes it to an appropriate Access Port (AP).
- CPU0 AP: Debug access port for the Cortex<sup>®</sup>-M33 core instantiated as CPU0.
- CPU1 AP: Debug access port for the Cortex-M33 core instantiated as CPU1. This instance of CM33 does not have a security extension (TrustZone for Armv8-M).
- DM-AP: Debug access port for the Debug Mailbox (DM). The DM is used to communicate with the code executing from the ROM by sending/receiving messages.
  - This port is always enabled and the external world can send and receive data to/from the ROM.
  - This port is used to implement the NXP debug authentication protocol.

The SWJ-DP and DM-AP blocks are always accessible through the SWD interface. The remaining blocks (CPU0 and CPU1 AP) are enabled/disabled under the hardware state machine and software control.

The DAP for CPU0 is disabled during a power on reset or an assertion of the reset pin and it is enabled by the ROM if/when the correct debug initiation procedure(s) are followed. If the DAP is not being used, the debug enablement protocol can be used to initiate a debug session. The debug authentication process allows the control of the DBGEN, NIDEN, SPIDEN, and SPNIDEN signals generated by the Cortex-M33, as described below.

DBGEN: Invasive debugging of TrustZone for Arm8-M defined non-secure domain.

- Breakpoints and watch points to halt the processor on a specific activity.
- A debug connection to examine and modify registers and memory and provide single-step execution.

NIDEN: Non-invasive debugging of the TrustZone for the Arm8-M defined non-secure domain.

- A collection of information on instruction execution and data transfers.
- Deliver trace to the off-chip in real-time to tools to merge data with source code on a development workstation for future analysis.


SPIDEN: Invasive debugging of the TrustZone for the Arm8-M defined secure domain.

SPNIDEN: Non-invasive debugging of the TrustZone for the Arm8-M defined secure domain.

CPU1 is in the reset mode by default and the reset must be released by CPU0 to make the CPU1 AP accessible. The debug access port for CPU1 (Cortex-M33 core) is disabled on reset and enabled by the hardware state machine.

This port has additional control to enable/disable different features as described below, controlled through the `DEBUG_FEATURES` register (offset 0xFA4 in SYSCON) and the `DEBUG_FEATURES_DP` register (offset 0xFA8 in SYSCON).

The Debugger Mailbox (DM) AP is a register-based mailbox that is accessible by CPU0 and the device Debug Port (DP) of the MCU. This port is always enabled and an external host communicating via the SWD interface can exchange messages and data with the boot code executing from ROM on CPU0. This port is used to implement the NXP debug authentication protocol.



### 3 Sample example application

#### 3.1 Environment

##### 3.1.1 Hardware environment

- Board:
  - LPC55S69EVK- Rev. A2 with 1B silicon.
- Debugger:

- Integrated CMSIS-DAP debugger on the board.
- Miscellaneous:
  - 1 Micro USB cable.
  - PC.
- Board setup:
  - Connect the micro USB cable between the PC and P6 link on the board for loading and running a demo.

### 3.1.2 Software environment

- Toolchain:
  - MCUXpresso IDE 11.1.1 or later
  - Python 3.6 or newer
  - SPSDK 0.2.1 - <https://github.com/NXPmicro/spsdk>
- Software package:
  - SDK\_2.8.2\_LPCXpresso55S69

## 3.2 Steps

The process below describes how to install the SPSDK and use the example configuration for the LPC55S69 device to enable the debug authentication as a feature. In this example, all debug ports are enabled for the debug authentication, except for the In-System Programming (ISP) mode. The ISP mode is enabled all the time. The ISP mode is used for testing purposes in case of a wrong configuration is loaded. There is a possibility to reload the configuration. This is not expected in the end-customer final configuration. The example can be found in the associated software package of this application note.

Be careful in the device configuration. When the SHA-256 digest is written into the CMPA or a wrong configuration is loaded, there is no way back to unlock the device.

### 3.2.1 Installing SPSDK

1. Install Python 3.6 or newer into your laptop.
2. It is recommended to create a Python virtual environment in your workspace:

```
python -m venv nxp_env\venv
```

(the example uses the *C:\nxp* path as the root folder).

Enable your Python virtual environment:

```
venv\Scripts\activate
```

After a valid activation of the virtual environment, you will see `(venv) C:\nxp>` in your command line.

3. Install the SPSDK into your VENV:

```
pip install -U https://github.com/NXPmicro/spsdk/archive/master.zip
```

4. Check if the SPSDK is correctly installed in your VENV:

```
spsdk --help
```

```
(venv) C:\npx>spsdk --help
Usage: spsdk [OPTIONS] COMMAND [ARGS]...

Main entry point for all SPSDK applications.

Options:
  --version  Show the version and exit.
  --help    Show this message and exit.

Commands:
  blhost      Utility for communication with bootloader on target.
  nxpdebugmbox  NXP Debug Mailbox Tool.
  nxpkeygen   NXP Key Generator Tool.
  pfr        Utility for generating and parsing Protected Flash Region...
  sdphost    Utility for communication with ROM on i.MX targets.
```

Figure 4. SPSDK - help output

### 3.2.2 Load/generate keys

The RSA keypairs are used for authentication. A private key is used to sign the debug credential certificate and a hash of the Root of Trust public Keys (RoTK) is stored in the non-volatile memory of the MCU (PFR).

It is needed to locate the already created and used cryptographic keys or generate keypairs for securing the device or generate new keypairs for the device configuration and security:

```
openssl genrsa -out rotk0_rsa_2048.pem 2048
openssl rsa -in rotk0_rsa_2048.pem -pubout > rotk0_rsa_2048.pub
```

```
C:\npx\keys>openssl genrsa -out private_key_2048.pem 2048
Generating RSA private key, 2048 bit long modulus
.....+++
....+++
e is 65537 (0x010001)

C:\npx\keys>openssl rsa -in private_key_2048.pem -pubout > public_key_2048.pub
writing RSA key
```

Figure 5. Generate key pairs by OpenSSL

Otherwise, use the NXPKEYGEN tool to generate a key pair in your VENV:

```
nxpkeygen -p 1.0 genkey keys\rotk0_2048.pem
```

```
(venv) C:\npx>nxpkeygen -p 1.0 genkey keys\rotk0_2048.pem
INFO:spsdk.apps.nxpkeygen:Generating RSA private key...
INFO:spsdk.apps.nxpkeygen:Generating RSA corresponding public key...
INFO:spsdk.apps.nxpkeygen:Saving RSA key pair...
```

Figure 6. Generate key pairs by NXPKEYGEN

It is needed to have four Roots of Trust (RoT) key pairs and one Debug Credential Key (DCK) pair.

### 3.2.3 Creating configuration for device

The LPC55-family devices have a special memory called Protected Flash Region (PFR). This region is used for device configuration during onboarding and also during future updates. The PFR includes the Customer Manufacturing Programmable Area (CMPA) and Customer Field Programmable Area (CFPA).

Initially, there is a possibility to generate an example configuration file:

```
pfr user-config -d lpc55s6x -t cmpa -o keys\cmpa_config.json
```

```
pfr user-config -d lpc55s6x -t cfpa -o keys\cfpa_config.json
```

For debug authentication, the following are the most important registers:

#### **CMPA:**

**CC\_SOCU\_PIN:** configuration that specifies debug access restrictions per a debug domain. In the PIN, you can setup 0 - access controlled by debug authentication or 1- access restrictions always fixed.

**CC\_SOCU\_DFLT:** configuration that specifies debug access restrictions per a debug domain. If the fixed access restrictions in the PIN are selected, then 1- enabled and 0 - disabled. If the debug authentication is selected in the PIN, the only correct setting for the DFLT is 0.

**PIN/DFLT** bitfield settings:

- 1/1 - debug access always enabled (pinned)
- 1/0 - debug access always disabled (pinned)
- 0/0 - debug access enabled using debug authentication

The following bitfields in the CC\_SOCU\_PIN and CC\_SOCU\_DFLT registers configure the different security settings for the MCU:

**NIDEN:** Controls non-invasive debugging of the TrustZone non-secure domain of CPU0

**DBGEN:** Controls invasive debugging of the TrustZone non-secure domain of CPU0

**SPNIDEN:** Controls non-invasive debugging of the TrustZone secure domain of CPU0

**SPIDEN:** Controls invasive debugging of the TrustZone secure domain of CPU0

**TAPEN:** Controls the TAP (Test Access Point) controller

**CPU1\_DBGGEN:** Controls invasive debugging of CPU1

**ISP\_CMD\_EN:** Controls whether the ISP boot flow can be issued

**FA\_CMD\_EN:** Controls whether the Set FA Mode command can be issued

**ME\_CMD\_EN:** Controls whether the Bulk Erase command can be issued

**CPU1\_NIDEN:** Controls non-invasive debugging of CPU1

**UUID\_CHECK:** Enables checking during the DAR-value-specified UUID in DC

**VENDOR\_USAGE:** During the Debug Authentication Response (DAR) processing, the device checks that the value specified in the "Vendor Usage" field of the debug credential certificate matches exactly the value programmed in the "VENDOR\_USAGE" fields of device configurations. Upper two bytes from CMPA.VENDOR\_USAGE, lower two bytes from CFPA.VENDOR\_USAGE.

**RKTH:** The MCU supports up to four RoT keys for the secure boot and debug authentication. Later, these individual RoT keys can be revoked. The Root Key Table Hash (RKTH) is the value programmed in the CMPA, and it is a SHA-256 hash of the RoT public keys.




Figure 7. RKTH generation process

### CFPA:

**VERSION:** The CFPA update mechanism checks the value of version at each update. The new version must be higher than the previous one.

**ROTKH\_REVOKE:** The RoT keys programmed in the MCU can be revoked later. This field specifies which keys were revoked and which can still be used for the debug authentication and secure boot.

**VENDOR\_USAGE:** During the Debug Authentication Response (DAR) processing, the device checks that the value specified in the "Vendor Usage" field of the debug credential certificate matches exactly the value programmed in the "VENDOR\_USAGE" fields of device configurations. Upper two bytes from CMPA.VENDOR\_USAGE, lower two bytes from CFPA.VENDOR\_USAGE.

**DCFG\_CC\_SOCU\_PIN/DCFG\_CC\_SOCU\_DFLT:** These can further restrict the debug access configured in the CMPA. Because the CMPA is programmed at manufacturing, the CFPA settings can be updated later to tighten the restrictions. The CFPA settings can be programmed to be the same as the CMPA to keep the same restrictions. Here are the possible combinations where the CFPA is different from the CMPA, tightening the debug access restrictions:

### CMPA.DCFG\_CC\_SOCU -> CFPA.DCFG\_CC\_SOCU

- Pinned enabled (1/1) -> Enabled through debug authentication (0/0)
- Pinned enabled (1/1) -> Pinned disabled (1/0)
- Enabled through Debug Authentication (0/0) -> Pinned disabled (1/0)

After the modification of the configuration JSON files, it is possible to generate binary files. The inputs to the "pfr generate" command are the CMPA/CFPA JSON configuration input files **-c**, calculate inverse registers where needed **-i**, root of trust keys **-f** (it is important to have a correct order of RoT keys) or **-e** if the ELFTOSB configuration file is used, and the output name of the BIN file **-o**. As an example, the *cmpa\_example\_config.json* and *cfpa\_example\_config.json* files are attached (keep in mind that there are update rules for the CFPA-like version that it must be higher than the previous CFPA content and so on) for the LPC55S69 device. For *cmpa.bin*, only one of these options is used.

```
pfr generate -c cmpa_example_config.json -i -e config_elftosb.json -o cmpa.bin
pfr generate -c cmpa_example_config.json -i -f keys\rotk0_rsa_2048.pub -f keys\rotk1_rsa_2048.pub -f
keys\rotk2_rsa_2048.pub -f keys\rotk3_rsa_2048.pub -o cmpa.bin
pfr generate -c cfpa_example_config.json -i -o cfpa.bin
```

### 3.2.4 Creating debug authentication credential certificate

NXP provides a debug authentication protocol, which is a challenge-response mechanism. When the debugger sends the debug authentication start command to the device through the debug mailbox, the device generates the Debug Authentication Challenge (DAC). The DAC message includes the following elements, further documented in the "Debug Authentication Challenge" section of the MCU user manual.




Figure 8. Debug Authentication Challenge (DAC) fields

When the debug authentication tool receive this DAC, it calculates the Debug Authentication Response (DAR), which contains also the Debug credential Certificate (DC).






Figure 9. Debug Authentication Response (DAR) fields

The debugging user creates a key pair to authenticate with the DC. They send the DC public key to the owner of the RoT keys, who generates a DC certificate with all the configuration needed (debug access restrictions invasive/ non-invasive/ secure/ non-secure, vendor\_usage, credential beacon). This certificate is signed by the RoT private key for authentication. [Figure 10](#) shows the structure of this DC. This example command generates the key pair for the DC.

```
npxkeygen -p 1.0 genkey keys\dck_rsa_2048.pem
```




Figure 10. Debug Credential certificate (DC) fields

The RoT key owner must configure the debug access restrictions and so on in the `config.yml` file. The ELFTOSB configuration file with the RoT path can be used with parameter `-e`. In that case, “rot\_meta” and “rotk” are not needed in the configuration file for NXPKEYGEN. The following are the examples of the GENDC command to generate the DC. Only one of the following options is used:

```
nxpkeygen genc -c keys\config.yml keys\dck_rsa_2048.dc
nxpkeygen genc -c keys\config.yml -e keys\config_elftosb.json keys\dck_rsa_2048.dc
```




Figure 11. Generate DC by NXPKEYGEN

After this, the DC file is generated by the NXPKEYGEN tool. It is possible to use this debug credential certificate for authenticating through the debugger in the future.

### 3.2.5 Loading configuration into device

It is needed to have a correct configuration generated in the previous chapter and this binary configuration must be loaded into the device.

By default, all devices have the debug probes enabled, so there is a possibility to use the IDE to load and debug the project. For the example, the MCUXpresso IDE is used. You can debug and connect to a device. Below, the “led\_blinky” SDK example is used.




Figure 12. Debugger connection from MCUXpresso

The “led\_blinky” example project is loaded in the board. After the reset, you can see the LED flashing.

To load the device configuration, it is recommended to use the ISP mode and configuration through UART.

It is possible to use BLHOST, which is a part of SPSDK. For the ISP communication, the device must enter the ISP mode (hold the ISP button and reset the device using the reset pin) and test the ISP communication.

```
blhost -p COMx get-property 1
```

This command confirms that BLHOST is communicating with the boot ROM and it should receive the following response from the device.




Figure 13. Device response

When the ISP communication is tested, it is possible to load the configuration into the device. It is expected that the *cmpa.bin* and *cfpa.bin* files are already created in the previous steps with the correct configuration.

The example of loading the CMPA/CFPA configuration into LPC55S6x/LPC55S2x is shown below. This device has the PFR start address at 0x9de00. LPC55S1x/LPC55S0x have the PFR at address 0x3de00.

```
blhost -p COMx write-memory 0x9e400 cmpa.bin
```

```
blhost -p COMx write-memory 0x9de00 cfpa.bin
```

When you reset the device by the power-on reset or by the pin reset, the configuration specified in the *cmpa.bin* and *cfpa.bin* files is loaded. When enabling the DAP for debug probes, you will see that the IDE cannot find an SWD device available for a debug connection after the reset.




Figure 14. Unavailable debug port

### 3.2.6 Using debug authentication tool to open debug port

In this step, it is possible to test the debug authentication tool which is a part of SPSDK. This tool communicates with the debug mailbox through a debugger probe and attempts to authenticate to enable debug access. Interface selection *-i* is right now supporting PYOCD for CMSIS-DAP and JLINK for the J-Link debugger. Some processing info printed from the tool is in the console. When the debug authentication is successful, then it is again possible to connect the debugger to the core. For example, the "led\_blinky" project with the MCUXpresso IDE. The *-b* parameter is an authentication beacon, which is handled through the ROM together with "cc\_beacon" from the DC file into the "SYSCON->DEBUG\_AUTH\_BEACON" register, and it can be read by the application running in the device. The *-c* parameter is the DC file, which is signed by the owner of the RoT key and it is authenticated to open debug ports, as configured in the DC file. The *-k* parameter is the private key generated initially before the DC file is signed. It is the approach to achieve the OEM (RoT key owner) and the field-technician debug credential security.

```
npxdebugmbox -i pyocd start
```

```
npxdebugmbox -i pyocd -p 1.0 auth -b 0 -c keys\dck_rsa_2048.dc -k keys\dck_rsa_2048.pem
```

Debug ports are unlocked on the device after the debug authentication until the power-on reset or pin reset are pressed. The debugger can make a software reset without losing the debug access.




Figure 15. Debug port available after debug authentication

### 3.2.7 Revert device after programming CMPA

For development purposes, the CMPA is not locked down until the CMPA\_DIGEST is programmed. Until then, the CMPA can be erased to revert to an initial state and it can be changed again. The example *zeros\_512.bin* file to use with the BLHOST tool in the ISP mode to erase the CMPA and clear the configuration is attached. After clearing the CMPA page, the MCU should be power-cycled for the Power-On Reset (POR). The BLHOST command to use is as follows:

```
blhost -p COMx write-memory 0x9e400 zeros_512.bin
```

## 4 Conclusion

NXP debug authentication is one of the key features which enable customer security during the complete lifecycle of a product. In this application note, an example configuration and usage for the LPC55S69 devices is described. The principles and tools are the same for other LPC55xx devices.

## 5 References

1. *LPC55S6x/LPC55S2x/LPC552x User Manual* (document [UM11126](#))
2. *LPC55S6x Data Sheet* (document [LPC55S6x](#))
3. *MCUXpresso IDE User's Guide*

## **How To Reach Us**

### **Home Page:**

[nxp.com](http://nxp.com)

### **Web Support:**

[nxp.com/support](http://nxp.com/support)

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: [nxp.com/SalesTermsandConditions](http://nxp.com/SalesTermsandConditions).

While NXP has implemented advanced security features, all products may be subject to unidentified vulnerabilities. Customers are responsible for the design and operation of their applications and products to reduce the effect of these vulnerabilities on customer's applications and products, and NXP accepts no liability for any vulnerability that is discovered. Customers should implement appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QoriQ, QoriQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro,  $\mu$ Vision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: [salesaddresses@nxp.com](mailto:salesaddresses@nxp.com)

Date of release: 11/2020

Document identifier: AN13037

