1 Acronyms

Table 1. Acronyms

<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>PIM</td>
<td>Power Inverter Module</td>
</tr>
<tr>
<td>VCU</td>
<td>Vehicle Control Unit</td>
</tr>
<tr>
<td>ECU</td>
<td>Electronic Control Unit</td>
</tr>
<tr>
<td>TC</td>
<td>Traction Control</td>
</tr>
<tr>
<td>SDK</td>
<td>Software Development Kit</td>
</tr>
<tr>
<td>SBC</td>
<td>System Basis Chip</td>
</tr>
<tr>
<td>SPI</td>
<td>Serial Peripheral Interface</td>
</tr>
<tr>
<td>MCU</td>
<td>Micro-Controller Unit</td>
</tr>
<tr>
<td>IGBT</td>
<td>Insulated-Gate Bipolar Transistor</td>
</tr>
<tr>
<td>GD</td>
<td>Gate Driver</td>
</tr>
<tr>
<td>ASIL</td>
<td>Automotive Safety Integrity Level</td>
</tr>
<tr>
<td>RDC</td>
<td>Resolver-to-Digital Converter</td>
</tr>
<tr>
<td>SiC</td>
<td>Silicon Carbide</td>
</tr>
<tr>
<td>CMF</td>
<td>Common Mode Failure</td>
</tr>
</tbody>
</table>
The NXP EV Power Inverter Control Reference Platform provides a hardware reference design, system basic software, and a complete system functional safety enablement as a foundation on which to develop a complete ASIL-D compliant high voltage, high-power traction motor inverter for electric vehicles.

The Reference Platform has been designed into an evaluation prototype demonstrating 150 kW peak output power and >96% electrical efficiency operating from a 320 V supply voltage.

The hardware reference platform is comprised of four boards:

- System control board
  - Same design and components apply when transitioning from IGBT to SiC
- Power stage driver board
  - GD3100 can be used for IGBT and SiC
- Current sensor board
- Vehicle interface board

![Figure 1. Inverter Control Reference Platform boards](image)

System control board:
• This board contains three key NXP integrated circuits.
  – The MPC5775E is a 32-bit Power Architecture® dual core ASIL-D MCU targeted for
    motor control offering performance up to 264 MHz/core, CSE security, eTPU timers,
    software resolver, and a highly scalable solution.
  – The FS6500 system basis chip (SBC) providing power to the MCU optimizing energy
    consumption and providing low voltage side monitoring and protection.
  – The TJA1051 transceiver for high-speed CAN applications in the automotive industry
    providing differential transmit and receive capabilities to the MPC5775E and a CAN
    protocol controller.

Power stage driver board:
• This board is designed for the Fuji M653 IGBT module. It features the GD3100
  advanced single-channel gate driver for IGBTs and SiC MOSFETs. Integrated galvanic
  isolation and low on-resistance drive transistors provide high charging and discharging
  current, low dynamic saturation voltage and rail-to-rail gate voltage control. The device
  autonomously manages severe faults and reports faults and status via an INTB pin
  and an SPI interface. Gate voltage is supplied via isolated transformers and a flyback
  controller.

This kit is designed to interface with a Fuji M653 IGBT module rated for 800 A / 750 V
operation (purchased separately from Fuji Electronics).

The system basic software includes:
• Low-level SDK device drivers
• Software development abstraction layer
• System function service layer for simplifying customized motor control application
  software development on the reference control hardware

Optional:
• AMMCLIB (Advanced motor control function library)
• Platform functional safety management library (available in third quarter of 2021)

Featured NXP Components
• GD3100 isolated high voltage IGBT/SiC gate driver with <2 μs short-circuit protection
• MPC5775E advanced motor control ASIL-D MCU
• FS65 robust ASIL-D Safe PMIC with fail-silent and Grade 0 capabilities
• TJA1051T/3 redundant high-speed CAN bus interface

Features and functional safety benefits
• System control three-phase design kit for 100 kW class power inverters
• Efficient system BOM designed for ASIL-D safety requirements
• Basic highly optimized software enablement with inverter services layer, drivers and
  SDK
• ±0.1º high accuracy software resolver-to-digital converter (RDC) with advanced
  motor control software to eliminate external hardware interface for angle and speed
  calculation. Can also be used for redundant purposes
• Drives up to ±15 A into a broad range of IGBT and SiC power devices
• <2 μs iSense compatible two level IGBT OC protection with soft shutdown
• 5 kV galvanic signal isolation compatible with IGBTs up to 1700 V
• Standard signal interfaces for motor resolvers and output current sensors
• Redundant low and high side supply for the gate drivers for a high level of functional
  safety
• Multiple redundant circuits for fault monitoring of the gate driver failures to ensure a safe state
• Critical safety path to ensure availability of safe state
• Supports redundant CAN bus interfaces for VCU and for general purposes
• Operates from single 9 V to 16 V supply (customizable up to 36 V)
• Optional LDO (independent of FS65 SBC) powers low-side gate drivers in low-voltage domain for functional safety purposes

Applications
• EV motor power inverters
• High-voltage UPS power inverters
• Alternate energy power inverters

Additional Documentation
• Enablement Kit User Manual (UM11298)
• Basic software user manual (UM11317 - Available here with purchase of the kit)
• Safety application package (Available in third quarter of 2021)
• Hardware design package (schematics and layout) (Available here with purchase of the kit)
• System proof-of-concept prototype test results (Available here with purchase of the kit)

Reference Platform Conceptual Diagram
The Reference platform is made by three fundamental components:
• Safety
  – From the single components to the system level, to drastically reduce the effort of developing an ASIL-D system.
• Hardware
  – Efficient system BOM designed for ASIL-D safety requirements
• Software
  – Highly optimized and production-ready drivers to be used to as building blocks to implement any customer-specific motor control strategy.
Figure 2. Reference platform conceptual diagram
3 Hardware and Software Block Diagram

3.1 Reference platform system overview

This reference design is a high-voltage inverter solution implemented for hybrid electric vehicle and electric vehicle traction control systems. It includes efficient system integration, protections, redundancies, enhanced safety and power flexibility to safely and efficiently drive the IGBT or SiC power modules.

Figure 3 illustrates the platform architecture and highlights the hardware components. The isolated gate drivers galvanically isolate the high-voltage power supply from the low-voltage control signals.

3.2 Inverter system basic software

The Power Inverter Module (PIM) enablement software kit executes on the MPC5775E\(^1\) MCU, which enables user-supplied motor control application software to control system configuration and operation through a set of API function routines and embedded basic motor control services.

A Software Development Kit (SDK) provides an easy to use environment for configuring the MCU abstraction layer and developing the motor control application software.

3.3 Software block diagram with optional functional safety enablement

Figure 4 shows a high-level overview of system safety software that runs on a multi-core MCU. The safety critical software is executed on a lock-step CPU. All hardware safety measures are checked periodically against latent faults.

---

\(^1\) The software is 100% compatible with MPC5777C
Figure 4. Functional and safety software block diagram
4 Platform System Architecture and Design

4.1 Reference platform hardware description

The inverter system platform architecture includes a MPC5775E advanced motor control 32-bit lock-step MCU that connects to six GD3100 isolated IGBT gate drive ICs and is supported by a FS65 safety and power management IC (SBC). The system block diagram in Figure 5 illustrates the architecture of the hardware components in the system.

Figure 5. Detailed hardware block diagram

The MPC5775E is an ASIL-D compliant MCU, which is a high performance 32-bit Power Architecture microcontroller. There are three e200z7 host processor cores, two of which run in lockstep.

A system basis chip FS65 (SBC) provides power supply management, watchdog capabilities, fail-safe capability, and protected outputs to the MPC5775E. The SBC communicates with the MCU via SPI. The FS65 chip is compliant with ASIL D functional safety requirements (ISO 26262).

System communication is achieved with dual CAN bus interfaces, one integrated with the FS65 and connected to the vehicle control unit (VCU) (vehicle CAN) and one standalone TJA1051T/3 CAN transceiver (private CAN).\(^2\)

The system platform is activated by a 5 V input signal that is detected by the FS65 IC and that subsequently powers up the other ICs in the platform and initializes system boot-up.

\(^2\) Private CAN can be used for general purposes
For highest levels of functional safety, an optional LDO, independent of the FS65 SBC, supplies power to the low-side gate drivers on the low-voltage domain. On the high-voltage domain, the gate driver supply voltage is generated from a DC-to-DC fly-back voltage converter that boosts the main supply line voltage up to 15 V–18 V relative to the IGBT emitter voltages.

Three pairs of high-side and low-side IGBT gate driver (GD3100) output signal sets (U, V, W) interface to external IGBT power devices that in turn drive the three-phase inputs of the AC motor. Each GD3100 gate driver includes inputs for monitoring IGBT temperature, high-voltage supply level, IGBT desaturation, and IGBT integrated current sense cells (if available). An isolated buffer provides the MCU with fast feedback on the high-voltage supply level. The GD3100 autonomously manages severe faults and reports faults and status via the INTB pin and a SPI interface to the MCU. The GD3100 is capable of directly driving the gates of most IGBTs or SiC MOSFETS. Self-test, control, and protection functions are included for design of high reliability systems (ASIL/SIL).

Three sensor input signals connect Hall Current Sensor outputs directly to the MCU for monitoring the motor phase currents required for motor control. An output voltage reference from the MCU provides a mid-level voltage signal for use by the Hall Current Sensors. The platform also includes circuitry for interfacing the motor’s resolver signals to the software resolver-to-digital converter in the MCU for detecting motor position required for motor control.

Inverter system enablement software running on the MCU enables user supplied motor control application software to control system configuration and operation through a set of API function calls and embedded basic motor control services. A Software Development Kit provides an easy to use environment for developing motor control application software.

### 4.2 Platform I/O

Table 2 lists the Platform I/O. More details can be found in the Platform Hardware Design Package.

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VSLV</td>
<td>Analog In</td>
<td>Primary low-voltage power supply (12 V typical)</td>
</tr>
<tr>
<td>GND_LV</td>
<td>Ground</td>
<td>Low-voltage ground (return for 12 V supply)</td>
</tr>
<tr>
<td>GNDD</td>
<td>Ground</td>
<td>Digital Ground</td>
</tr>
<tr>
<td>CAN1H</td>
<td>Analog IN/OUT</td>
<td>CAN1 output high</td>
</tr>
<tr>
<td>CAN1L</td>
<td>Analog IN/OUT</td>
<td>CAN1 output low</td>
</tr>
<tr>
<td>CAN2H</td>
<td>Analog IN/OUT</td>
<td>CAN2 output high</td>
</tr>
<tr>
<td>CAN2L</td>
<td>Analog IN/OUT</td>
<td>CAN2 output low</td>
</tr>
<tr>
<td>IGN</td>
<td>Analog In</td>
<td>Inverter system activation input (K15)</td>
</tr>
<tr>
<td>FS1b</td>
<td>Analog Out</td>
<td>Fail-safe output (active low, open drain structure) asserted low at start-up and when a fault condition is detected, with a configurable delay or duration versus internal FS0B Fail-safe control signal.</td>
</tr>
<tr>
<td>VSHV</td>
<td>Analog In</td>
<td>High-voltage power supply</td>
</tr>
<tr>
<td>GNDH_x</td>
<td>GROUND</td>
<td>3x high-voltage ground signals for gate driver pair x‘= U, V, W</td>
</tr>
</tbody>
</table>
Table 2. Platform I/O...continued

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vout_x</td>
<td>Analog In</td>
<td>3x output signals for gate drive pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>GD_xH</td>
<td>Analog Out</td>
<td>3x High-side IGBT gate drive output for gate driver pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>GD_xL</td>
<td>Analog Out</td>
<td>3x Low-side IGBT gate drive output for gate driver pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>DP_xH</td>
<td>Analog IN/OUT</td>
<td>3x High-side IGBT diode P side connection for gate driver pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>DN_xH</td>
<td>Analog IN/OUT</td>
<td>3x High-side IGBT diode N side connection for gate driver pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>DP_xL</td>
<td>Analog IN/OUT</td>
<td>3x Low-side IGBT diode P side connection for gate driver pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>DN_xL</td>
<td>Analog IN/OUT</td>
<td>3x Low-side IGBT diode N side connection for gate driver pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>iSEN_xH</td>
<td>Analog In</td>
<td>3x High-side IGBT iSense input for gate driver pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>iSEN_xL</td>
<td>Analog In</td>
<td>3x Low-side IGBT iSense input for gate driver pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>HCSx</td>
<td>Analog In</td>
<td>3x Hall current sensor input for gate driver pair ‘x’= U, V, W</td>
</tr>
<tr>
<td>Vmid</td>
<td>Analog</td>
<td>Mid point of the supply voltage (0-5V)</td>
</tr>
<tr>
<td>VDDA</td>
<td>Power</td>
<td>Analog Power (5 V)</td>
</tr>
<tr>
<td>AGND</td>
<td>Ground</td>
<td>Analog Ground</td>
</tr>
<tr>
<td>RSL_Sx</td>
<td>Analog In</td>
<td>4x Resolver sense signal Sx (0-12V), ‘x’ = 1, 2, 3, 4</td>
</tr>
<tr>
<td>RSL_Rx</td>
<td>Analog Out</td>
<td>Resolver drive signal Rx (0-12V), ‘x’ = 1, 2</td>
</tr>
<tr>
<td>RSL_DRV_SHD</td>
<td>Ground</td>
<td>Resolver drive signal shield</td>
</tr>
<tr>
<td>RSL_SNS_SHD</td>
<td>Ground</td>
<td>Resolver sense signal shield</td>
</tr>
<tr>
<td>RTDx_SIG</td>
<td>Analog Out</td>
<td>RTDx resolver signal (0-5V), ‘x’ = 1, 2</td>
</tr>
<tr>
<td>RTDx_RTN</td>
<td>Ground</td>
<td>RTDx resolver sense return, ‘x’ = 1, 2</td>
</tr>
</tbody>
</table>

4.3 Software architecture

The inverter software architecture, shown in Figure 6, provides a basic foundation for implementing higher level Motor Control Application Software and is comprised of three primary layers:

- Application layer
- Platform API layer (Middleware)
- Abstraction layer
4.3.1 Application layer

The Application layer includes a set of function calls run by the Motor Control Application Software\(^3\) to control the operation of the inverter platform hardware. Software developer can build their own motor control application software using these APIs.

For a detailed list of application platform API services provided to the application layer, refer to *UM11317 – PIM Software User Manual* (available [here](#) with purchase of the kit) that accompanies the Inverter Control Reference Platform kit.

4.3.2 Platform API layer

The Platform API layer is the Basic Software (BSW) middleware layer which is composed of system service routines, application platform APIs and the motor control library.

System services include the OS services for Periodic task operation and provide services for system operation. The System services also handle the system operating manager component for system state transitions and the Fault manager component for fault management.

Application Platform APIs include the routines for common input and output functions. Common input output functions include all the sensing function APIs to obtain analog sensing for phase currents, bus voltage, and motor temperatures. The platform API layer provides transparency to the application layer to deal with the low-level drivers.

The Motor control library is a library set provided to the application layer for all the motor control and math functions.

For a detailed list of application platform API services provided to the platform API layer, refer to *UM11317 – PIM Software User Manual* (available [here](#) with purchase of the kit).

---

\(^3\) FOC and Motor Control strategy are customer/application dependent and for this specific PIM provided by Vepco.
4.3.3 Abstraction layer

The Abstraction layer abstracts the inverter platform hardware level control of the MCU internal peripherals, the MCU eTPU\(^4\) timing module for both motor control and resolver functions, the FS65 system basis chip, and the GD3100 IGBT gate driver.

The Abstraction layer consists of MCU low-level software drivers provided from NXP Software development kit (SDK), FS6500 software drivers, GD3100 software drivers, and the eTPU motor control function set (here).

The software bundle provided with the inverter kit runs with the RTM 3.0.0 SDK update for MPC5775E and the standalone driver for FS6500 and GD3100. The eTPU control set is packaged with the software bundle and can also be downloaded on the eTPU function set link (here).

The MCU_IO software component provides all the setup for clock initialization, peripheral initialization, and application startup.

The eTPU SW libraries are low-level drivers that have been highly optimized for the MPC577x MCUs. They should be treated as black-box elements.

![Diagram of functional and safety software partition](image-url)

Figure 7. Functional and safety software partition

Detailed descriptions of the motor control services functionality can be found in the UM11317 – PIM Software User Manual (available here with purchase of the kit).

4.4 MPC5775E MCU

Key features

On-chip modules available with the MPC5775E include the following features:

---

\(^4\) Enhanced Timer Processing Unit (eTPU), a programmable core used to offload CPUs from low-level repetitive tasks
• Three dual issue, 32-bit CPU core complexes (e200z7), two of which run in lockstep
  – Power Architecture embedded specification compliance
  – Instruction set enhancement allowing variable length encoding (VLE), optional
    encoding of mixed 16-bit and 32-bit instructions, for code size footprint reduction
  – On the two computational cores: Signal processing extension (SPE1.1) instruction
    support for digital signal processing (DSP)
  – Single-precision floating point operations
  – On the two computational cores: 16 KB I-Cache and 16 KB D-Cache
  – Hardware cache coherency between cores
• 4 MB on-chip flash memory
• Supports read during program and erase operations, and multiple blocks and EEPROM
  emulation
• 512 KB on-chip general-purpose SRAM including 64 KB standby RAM
• Two 64 channel multichannel direct memory access controllers (eDMA)
• Dual core Interrupt Controller (INTC)
• Crossbar Switch architecture for concurrent access to peripherals, flash memory, or
  RAM from multiple bus masters with End-To-End ECC
• Error Injection Module (EIM) and Error Reporting Module (ERM)
• Four protected port output (PPO) pins
• Advanced timers with Programmable cores (Up to three enhanced Time Processor
  Units (eTPUs))
• Enhanced Modular input/output System (eMIOS) supporting 32 unified channels with
  each channel capable of single action, double action, pulse width modulation (PWM)
  and modulus counter operation
• Up to two Enhanced Queued Analog-to-Digital Converter (eQADC) modules with:
  – Two separate analog converters per eQADC module
  – Support for a total of 70 analog input pins, expandable to 182 inputs with off-chip
    multiplexers
• Up to four independent 16-bit Sigma-Delta ADCs (SDADCs) Ethernet (FEC)
• Two SENT Receiver (SRX) modules supporting 12 channels
• Five Deserial Serial Peripheral Interface (DSPI) modules
• Five Enhanced Serial Communication Interface (eSCI) modules
• Four Controller Area Network (FlexCAN) modules
• Two M_CAN modules that support FD
• Fault Collection and Control Unit (FCCU)
• Clock Monitor Units (CMUs)
• Tamper Detection Module (TDM)
• Cryptographic Services Engine (CSE)
  – Complies with Secure Hardware Extension (SHE) Functional Specification Version
    1.1 security functions
  – Includes software selectable enhancement to key usage flag for MAC verification and
    increase in number of memory slots for security keys
• Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some
  support for 2010 standard
• On-chip voltage regulator controller (VRC) that derives the core logic supply voltage
  from the high-voltage supply
• On-chip voltage regulator for flash memory
• Self-test capability
Safety features

- Replication of IP: A dual-core architecture reduces the need for component duplication at the system level and lowers overall system complexity.
- Replication of processing elements: For the dual lockstep z7 cores (Core 1 and Checker) and cache controllers, functional safety is ensured by a lockstep approach. Any deviation in the output of the two lockstep z7 cores is detected by hardware and signaled as a possible failure.
- Error correction or detection to reduce the effect of faults in the following integrated volatile and non-volatile memories:
  - Flash memory
  - SRAM
  - FlexCAN
  - MCAN
  - ENET
  - Cache and cache tags
  - eDMA Transfer Control Descriptor (TCD) RAM
  - eTPU
- Memory Protection Unit (MPU), hardware access control for all memory references generated in the device.
- The generation and distribution of clock and power are supervised by dedicated monitors.
- Built-in self-tests (for example, MBIST and LBIST) are implemented in hardware to detect general latent failures and therefore reducing the risk of coincident failures (multiple-point faults).
- The Fault Collection and Control Unit (FCCU) is responsible for collecting and reacting to failure notifications.
- CMF are dealt with by a set of measures for both control and reduction, spanning system level approaches (such as temperature and non-functional signal monitoring), physical separation, and diversity.
- The functional safety of the periphery is ensured by application level (system level) measures (such as connecting one sensor to different I/O modules, sensor validation by sensor fusion, and so on). For this, the chip ensures that redundant use of peripherals is protected against CMF.
- Usage of internal (and external) watchdogs or timeout measures.
- Dedicated mechanisms are suggested to check the functionality of error reaction paths (such as by application-controlled fault injection).

The MPC5775E safety core operates in delayed lockstep mode (LSM) to allow the highest safety level to be reached. The checker core receives all inputs delayed by two clock cycles. Outputs of the checker core are compared with outputs of the master core. Any differences are flagged as an error and processed by the FCCU.

The FCCU offers a hardware channel to collect errors and bring the device to a Safe state when a failure is present in the MPC5775E. The FCCU provides two error output signals (ERROR0 and ERROR1) used for external failure indication (i.e. to the SBC\(^5\)).

Figure 8 shows a top-level block diagram of the MPC5775E. The purpose of the block diagram is to illustrate the general interconnection of functional modules through the crossbar switch.

\(^5\) System Basis Chips: a combination of power supply, communication transceivers and diagnosis features
For more information, refer to the MPC5775E data sheet and safety manual from NXP (here).

4.5 FS6523 safe PMIC

The FS6523 SMARTMOS device is a multi-output, power supply integrated circuit that includes CAN Flexible Data (FD) and/or LIN transceivers. The devices are dedicated to the automotive market.

Multiple switching and linear voltage regulators, including low-power mode (32 μA), are available with various wake-up capabilities. An advanced power management scheme maintains high efficiency over a wide range of input voltages (down to 2.7 V) and output current ranges (up to 2.2 A).

The FS6523 SPMIC includes configurable fail-safe/fail silent safety behavior and features, with two fail-safe outputs. The FS6500/FS4500 SPMIC can be integrated as a full part of a safety-oriented system partitioning. The devices conform to high integrity safety levels (up to ASIL D).
The built-in CAN FD interface fulfills the ISO11898-2 and -5 standards. The LIN interface fulfills LIN protocol specifications 2.0, 2.1, 2.2, and SAEJ2602-2.

**Key Features**

- Battery voltage sensing & MUX output pin
- Highly flexible SMPS pre-regulator, allowing two topologies: non-inverting buck-boost and standard buck
- Family of devices to supply MCU core from 1.0 V to 5.0 V, with SMPS (0.8 A, 1.5 A or 2.2 A) or LD0 (0.5 A)
- Linear voltage regulator dedicated to auxiliary functions, or to sensor supply (VCCA tracker or independent), 5.0 V or 3.3 V
- Linear voltage regulator dedicated to MCU A/D reference voltage or I/Os supply (VCCA), 5.0 V or 3.3 V
- 3.3 V keep alive memory supply available in low-power mode
- Long duration timer, counting up to 6 months with 1.0 s resolution
- Multiple wake-up sources in low-power mode: CAN, LIN, I/Os, LDT
- Five configurable I/Os

*Figure 9* shows a block diagram of the FS6523
4.6  MC33GD3100 isolated high-voltage IGBT gate driver

The MC33GD3100 is an advanced single channel gate driver for IGBTs and SiC power devices. Integrated Galvanic isolation and low on-resistance drive transistors provide high charging and discharging current, low dynamic saturation voltage, and rail-to-rail gate voltage control.

Current and temperature sense minimizes IGBT stress during faults. Accurate and configurable under voltage lockout (UVLO) provides protection while ensuring sufficient gate drive voltage headroom.
The MC33GD3100 autonomously manages severe faults and reports faults and status via the INTB pin and an SPI interface. It is capable of directly driving gates on most IGBTs and SiC MOSFETs. Self-test, control, and protection functions are included for design of high reliability systems (ASIL C/D). The device meets the stringent requirements of automotive applications and is fully AEC-Q100 grade 1 qualified.

Key features

- SPI interface for safety monitoring, programmability and flexibility
- Low propagation delay and minimal PWM distortion
- Integrated Galvanic signal isolation (up to 8 kV)
- Integrated gate drive power stage capable of 15 A peak source and sink
- Fully programmable Active Miller Clamp
- Compatible with negative gate supply
- Compatible with current sense and temperature sense IGBTs
- Integrated soft shutdown, two-level turn-off, active clamp, and segmented drive for wave shaping
- CMTI > 100 V/ns
- Compatible with 200 V to 1700 V IGBT/SiC, power range > 125 kW
- Operating temperature range −40 °C to 125 °C
- External Creepage distance (CPG): > 7.8 mm
- Operating frequency > 40 kHz
- 5.0 V and 3.3 V tolerant MCU interface available

Safety features

- Certified to ASIL D ISO26262 functional safety requirements for full diagnostics
- Current, DESAT, and temperature sense inputs and ADC reporting for IGBT/SiC monitoring
- Fast short-circuit protection, overcurrent protection, temperature warning, and shutdown
- Interrupt pin for fast response to faults
- Built-in self-check of all analog and digital circuits
- Continuous watchdog of die-to-die communications
- Deadtime enforcement
- Over and undervoltage supervision of all power supplies on both low and high-voltage sides
- Fail-safe state management pins on both low and high-voltage sides
- VGE real time cycle-by-cycle monitoring

Safety and regulatory approvals

- Reinforced Isolation per DIN V VDE V 0884-10
- Withstands 5000 V rms (1 minute) isolation per UL 1577
- CSA Component Acceptance Notice 5A
- AEC-Q100 grade 1 automotive qualified

Figure 10 shows a block diagram of the MC33GD3100
The TJA1051 belongs to the third generation of high-speed CAN transceivers from NXP Semiconductors, offering significant improvements over first- and second-generation devices such as the TJA1050. It offers improved Electromagnetic Compatibility (EMC) and Electrostatic Discharge (ESD) performance, and also features:

- Ideal passive behavior to the CAN bus when the supply voltage is off
- A very low-current Standby mode with bus wake-up capability
- The ability to interface directly to microcontrollers with supply voltages from 3 V to 5 V

For more information, refer to the MC33GD3100 data sheet from NXP (here).

4.7 TJA1051T/3 high-speed CAN transceiver

The TJA1051 is a high-speed CAN transceiver that provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire CAN bus. The transceiver is designed for high-speed CAN applications in the automotive industry, providing a differential transmit and receive capability to an MCU with a CAN protocol controller.

The TJA1051 belongs to the third generation of high-speed CAN transceivers from NXP Semiconductors, offering significant improvements over first- and second-generation devices such as the TJA1050. It offers improved Electromagnetic Compatibility (EMC) and Electrostatic Discharge (ESD) performance, and also features:

- Ideal passive behavior to the CAN bus when the supply voltage is off
- A very low-current Standby mode with bus wake-up capability
- The ability to interface directly to microcontrollers with supply voltages from 3 V to 5 V

For more information, refer to the MC33GD3100 data sheet from NXP (here).
The TJA1042 implements the CAN physical layer as defined in the current ISO11898 standard (ISO11898-2:2003, ISO11898-5:2007) and the pending updated version of ISO 11898-2:2016. Pending the release of the updated version of ISO11898-2:2016 including CAN FD and SAE J2284-4/5, additional timing parameters defining loop delay symmetry are specified. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 5 Mbit/s.

These features make the TJA1051 an excellent choice for all types of HS-CAN networks in nodes that do not require a standby mode with wake-up capability via the bus.

**Key general features**

- Fully ISO 11898-2:2003 compliant
- Timing guaranteed for data rates up to 5 Mbit/s in the CAN FD fast phase
- Suitable for 12 V and 24 V systems
- Low Electro Magnetic Emission (EME) and high Electro Magnetic Immunity (EMI)
- VIO input allows for direct interfacing with 3 V to 5 V microcontrollers
- Available in SO8 package and leadless HVSON8 package (3.0 mm × 3.0 mm) with improved Automated Optical Inspection (AOI) capability
- Dark green product (halogen free and Restriction of Hazardous Substances (RoHS) compliant)
- AEC-Q100 qualified

**Predictable and fail-safe behavior features**

- Functional behavior predictable under all supply conditions
- Transceiver disengages from the bus when not powered up (zero load)

**Protection features**

- High ESD handling capability on the bus pins
- Bus pins protected against transients in automotive environments
- Transmit Data (TXD) dominant time-out function
- Undervoltage detection on pins VCC and VIO
- Thermally protected

For more information, refer to the TJA1051 data sheet from NXP (here).
5 Functional Operation

The Power Inverter Control Reference Platform has been optimized to offer the maximum efficiency and the maximum safety standard with an efficient Bill of Material (BOM).

The Platform has been implemented and validated on a Proof-of-Concept 150kVA HW Power Inverter Prototype build in collaboration with Vepco (http://www.vepcotech.com).

In general, the output power level of the motor must be in the order of 100-150 kW and the primary function of the Power Inverter Control Reference Platform—referred to hereafter by the generic term Power Inverter Module (PIM)—is to provide different control strategies for the traction motor of a EV/HEV vehicle.

The main function of the unit is to convert a DC power input, which is typically from a high-voltage battery, into a three-phase AC power output capable of driving a motor and precisely controlling the torque output of the motor via the implementation of the closed loop feedback control strategy.

A typical operating condition can be described as follows: When the driver starts the electric vehicle, the PIM powers up in Startup Mode and executes system initialization and some safety self-checks. If no fault occurs during Startup Mode, the PIM next enters Normal Mode. At this point, the PIM is ready to interpret commands from CAN bus and the motor is ready to output torque to the wheels as per the driver’s command. The PIM...
then continuously drives the motor according to the commands received from the VCU. When the PIM detects system faults or any partial failures, it enters a degraded mode and proceeds to a safe state to prevent any hazardous events from occurring. Finally, when the vehicle is powered off, the PIM enters Shutdown mode.

5.1 System control flow

From a functional point of view, as illustrated in Figure 13, the PIM can be logically divided into four subsystems:

- Vehicle Control Unit (VCU) Interface
- MCU and SW Control
- PWM Signal to Power Delivery
- Sensor Feedback

![Figure 13. PIM subsystems](image)

5.1.1 VCU interface

The ignition signal is provided by the VCU to this interface for power-up. The VCU interface provides two paths of communication with the VCU. This provides redundancy to the VCU control for functional safety purposes and also guarantees the integrity of the communication.

- FS65 CAN interface
- TJA1051 CAN Interface

The VCU Interface consists of FS65 functions that include power for all the sensors, drivers, MPC5775E, and communication. The VCU Interface also allows the system to be brought into the safe state. It can also act like latch on/latch off system, if required.
5.1.2 MCU and software control

With the CPU as the heart of the system, MPC5775E runs the FOC motor control software by providing some key benefits to the design. The MCU can be configured in different topologies for different use cases. One such topology, shown in Figure 15, is used in the inverter kit to off-load main motor control tasks from the CPU. Figure 15 shows module interconnections for a typical PMSM FOC application working in sensor-based mode using eTPU Motor Control Library functions involvement.

The key module for motor control on the MPC5775E device is the Enhanced Time Processing Unit (eTPU). Using the eTPU Motor Control library function set, this programmable timer co-processor is capable of generating 3-phase PWM complementary output, analog signal measurement triggering, and synchronization signals, as well as Resolver feedback signal processing.

Using the eTPU to emulate PWM periphery and SD ADC for resolver processing while running the control algorithm on the CPU, the core is partially off-loaded from the motor control task and can perform higher control loop and switching frequencies.
5.1.3 eTPU

The Enhanced Time Processing Unit (eTPU) is a programmable I/O controller with its own core and memory system, allowing it to perform complex timing and I/O management independent of the CPU. The eTPU is used as a co-processor specialized for advanced timing functions, such as handling complex engine control, motor control, and communication tasks independent of the CPU.

A new complex library of eTPU functions enabling the eTPU to drive motor control applications was developed. This library represents a step forward compared to its predecessor – the motor control function sets (set3 and set4).

The MCU, apart from the PMSM FOC control, manages the Inverter and the system control of FS6500 and GD3100 to achieve a system safe state. This is accomplished by safe state logical connections among the FS6500, the MPC5775E, and the GD3100.

5.1.4 MPC5775E integrated with FS6500

Integrating FS6500 with the MCU provides safety monitoring capabilities for the inverter system. Figure 16 shows how the safety monitoring works.

![Figure 16. FS6500 and MPC5775E](image)

MCU Monitoring: FS6500 IO_2:3 can monitor the Fault collection control unit (FCCU) pins from MPC5775E.

Redundancy monitoring: FS6500 IO_4:5 can monitor the error output pin from the external IC in redundancy with the MPC5775E.
Redundant safety pin (FS0b): FS0b provides a redundant system fail-safe path for a high level of functional safety. A second Fail-safe pin (FS1B) provides a means of asserting a safety path with configurable delay after failure.

5.1.5 MPC5775E integrated with GD3100

Integrating the GD3100 with the MCU provides PWM updates to the GD3100 and safe monitoring capabilities for the inverter system. Figure 17 shows how the control and the safety monitoring works.

Figure 17. MPC5775E and GD3100

Excitation of power FETs is ensured by GD3100. This analog device ensures external FETs drive at power supply voltages.

Configuration of the GD3100 is realized via the SPI module. The GD3100 allows different operating modes to be set and locked by SPI commands. SPI commands also report the condition of the GD3100 based on the internal monitoring circuits and fault detection logic. The MPC5775E detects gate driver fault states by means of fault signal GD3100 pins.

5.2 Software resolver

The PIM system implements a software interface to the resolver. The resolver software is executed on a dedicated timer core (eTPU) so that the main cores can be focused on higher level tasks. Using a software-based resolver external hardware interface between the motor resolver and MCU ADCs is not needed because the processing is done in software within the MCU using eTPU.

The Resolver Digital Interface eTPU function (RESOLVER) uses one eTPU channel to generate a 50% duty-cycle PWM output signal to be passed through an external low-pass filter and used as a resolver excitation signal. In the resolver position sensor, this excitation signal is modulated by the sine and cosine of the actual motor angle. The feedback Sine and Cosine signals are sampled by an on-chip ADC and the conversion...
results can be transferred to eTPU DATA RAM by eDMA. Then, the eTPU function RESOLVER processes the digital samples of the resolver output signals. Motor angular position, angular speed, a revolution counter, and diagnostics are results of the Sine and Cosine feedback signal processing.

For more information about eTPU Resolver implementation and its configuration, refer to eTPU RDC and RDC Checker User Guide (here).

In particular, the SW resolver processes the resolver outputs (sin/cos) with the help of SD-ADC, and calculates by using application dedicated cores:

- Angular position
- Angular speed
- Resolver excitation
- Diagnosis

![Software resolver block diagram](image)

**Figure 18. Software resolver block diagram**

From the Application layer point of view, the SW resolver functionality is considered as an HW module.
6 Safety Concept Overview

6.1 Introduction

This section presents an overview of a system safety concept for a high-voltage traction inverter for an electric vehicle. To facilitate the design of a functionally safe EV/HEV vehicle, this section provides an example of a safety concept based on NXP components for a traction inverter.

For additional information on Part 3 and Part 4 of the ISO26262 process, see the following application notes: Functional Safety Concept of High-Voltage Traction Inverter (here) and NXP System Safety Solution: High Voltage Traction Inverter (here).

6.2 Safety context of a traction inverter

A traction inverter is the main traction system of an electric vehicle. It accelerates the main traction motor and provides regenerative braking according to the torque request from a Vehicle Control Unit (Figure 19 and Figure 20).

For battery electric vehicles, the motor is generally attached directly to the wheel with a simple gearbox with a 8:1 to 10:1 Ratio. The main safety hazards for this type of system are unintended traction, unintended braking, and HV electrocution. Such concerns are addressed differently by car manufacturers and their ASIL ratings vary between ASIL-B to ASIL-D.

In this analysis, the safety goals are:

• **SG1**: Avoid Over accelerating torque beyond 50 Nm or +5% of the requested torque (ASIL-D, FTTI=200 ms)
• **SG2**: Avoid Over Braking torque beyond 50 Nm or +5% of the requested torque (ASIL-D, FTTI=200 ms)

Figure 19 and Figure 20 show a typical traction inverter system.

![Figure 19. Typical traction inverter system – item definition](image-url)
The typical traction inverter system control flow is:
- A torque command is sent from a VCU to the Inverter through CAN.
- This torque command is received by the Processing Unit.
- The Processing Unit computes the next PWM duty cycle according to the command and the state of the system.
- The motor interface turns on/off the motor phases according to the received PWM.
- The Processing unit measures the state of the system (current, position, speed, voltage) to close the loop and correct the error.

This simplified architecture explains the safety concept of the NXP traction solution. For a more detailed explanation of the ISO26262 methodology (from the Safety goals, to the functional, technical and hardware and software requirements), see the safety package offered by NXP.

6.3 Doer – Checker processing architecture

In the Processing domain, communication failures and computation failures represent the most likely violations of Safety Goal SG1 and SG2. Communication failures are not addressed in this document. The safety mechanism for such systems are usually standard integrity checkers in the CAN command to guarantee the integrity of the received command and the availability of the sender and receiver.

The architecture used to prevent computation failure for this system is a Doer–Checker architecture (Figure 23). The Doer implements the main functional requirements with complex algorithms such as field-oriented control, advanced control techniques, and math functionality. The checker detects unsafe situations and brings the system into a safety state. This allocation reduces the complexity in the safety system because all the safety requirements are allocated to the Checker while the Doer focuses on system performances. In ISO26262 vocabulary, this means that the safety requirements allocated to the Doer are QM (Quality Managed) while the safety requirements allocated to the Checker are ASIL-D. In this study, the Checker functions and requirements are grouped into a system module called the Safety Manager.
6.4 Motor interface safety concept for a permanent magnet motor

One constraint in the new generation of electric vehicles is the high Back Electro-Magnetic Field (BEMF) generated by the permanent magnet synchronous motor. At high speed, when PMSM’s phases are left open (Figure 23), the generated BEMF voltage can be higher than the battery voltage, which causes a regenerative current and an unintended braking torque on the vehicle. To prevent this hazard, the system must react by shorting the high side (3-Phase Short High side 3PSHS) (Figure 24) or the low side (3-Phases Short Low Side 3PSLS) (Figure 25) of the half bridges (safe state).
These applications specific requirements translate into the following architecture:

- **An independent architecture of the high-side and low-side driver bridge control**: if a single point failure makes both the high side and the low side unavailable, the system is not able to react appropriately.

- **Quick Short circuit protection** *(Figure 23)*: A short circuit could permanently damage the entire bridge, putting the system into an unsafe state. Such failures are too fast to be handled by the MCU. Therefore, the GD3100 must detect and prevent short circuits.

- **High level of diagnostics for appropriate reaction** *(Figure 24)*: Motor interface failures can occur in a number of different areas (motor phases, IGBT, gate driver, discrete components, cooling). Each may require a different reaction to bring the system back into a safe state. A high side short failure requires the three phases shorted to battery (3PSHS), while a high open failure requires the three phases shorted to ground (3PSLS) at high speed. The GD3100 is designed to have a high level of diagnostics in accordance with the ASIL-D process and to detect 99% of its own faults, as well as other system failures (motor and IGBT) and to report faults to the MCU-Safety manager through a redundant interface.

- **Reaction channel** *(Figure 25)*: Once a fault is reported, the MCU-Safety manager decides which safe state is the most appropriate. A redundant GD3100 channel allows control of the safety state through a dedicated pin. The decision and reaction must be taken within the FTTI ~100 μs.
The NXP gate driver GD3100 is a key part of this architecture and offers the following advantages over competitive devices:

- Direct control of the IGBT/SiC without a booster, which allows a reduction of the overall failure rate and direct control of the safety path through the gate driver
- Quick short circuit protection (<2 μs for IGBT, faster for SiC) with turn-off wave-shaping management to avoid destructive overshoots (SSD 2LTO)
- High diagnostic coverage: The GD3100 is designed specifically for an automotive ISO26262 process. The device's diagnostic features include high diagnostic coverage for internal faults, Built-In Self Test (BIST) functionality, a Watchdog timer, and CRC capabilities

### 6.5 Communication and sensors safety concept

To close the loop, the motor control algorithm uses the phases’ current, the motor angle position, and the battery voltage. A wrong sensor acquisition has a direct impact on the command applied to the motor. Safety requirements for sensors entail the ability to diagnose any failure in the acquisition chain (the sensors, amplification, analog to digital conversion, and sensor data pre-processing). This document focuses only on the motor position as an example. The methodology is similar for the current and battery voltage.

The system uses a mechanical resolver mounted on the shaft of the motor, an amplification chain, and a software resolver (eTPU). The eTPU uses a combination of processor and timer channels to process complex timing events. The advantage of this architecture is that it avoids computing cycle consumption on Core 0.

The flow chain is represented in blue in Figure 27:

- The eTPU creates an excitation signal to excite the primary of coil.
- Two coils 90 degrees shifted measure the sin and the cos of this signal. The received excitation varies depending on the shaft angle.
• Sigma delta ADCs measure the two signals, synchronously of the excitation signal. The results are put in the eTPU RAM for processing.
• The signal is demodulated, and the angle and speed are calculated using a tracking observer model. To improve the accuracy the angle is extrapolated to correct the error due to the delay between the acquisition time to the end of processing time.
• The angle is consumed by the motor control algorithm.

Figure 27. Motor position safety concept

The RDC Checker library inputs data to the safety core and performs diagnostics that are passed to the flows chains to diagnose all possible faults.

The input checker looks at the raw values to calculate the synchronization of the excitation signal with zero crossing, the maximum and minimum amplitude, and the unit vector. It detects 99% of hardware failures of the amplification, coils, excitation chains, SD-ADC.

The ATO Checker computes the angles differently from the eTPU tracking model and runs some plausibility checks. It detects failure of the ETPU computation. Similarly, the extrapolation Checker implements safety mechanisms to detect failures of the angle extrapolation functions.

The RDC Checker (as well as the motor interface, MCU LL safety, etc.) are part of the NXP Safety Inverter Library that is distributed with the hardware solution. It is a flexible, modular library that allows customers to adapt NXP assumptions to their own safety case.

Figure 28. Simplified architecture of the NXP safety inverter library
6.6 Deliverables of the safety enablement

The processing, the motor interface, and the motor position safety concepts are three simplified examples of NXP safety architecture for EV traction systems. More detailed descriptions, including traceable requirements, ASIL allocation and decomposition, state machines, and failure analysis are available in the FSC (Functional Safety Concept) and TSC (Technical Safety Concept) applications notes delivered under NDA to customers. These concepts are made to be flexible and adaptable by customers to their own applications. They were implemented in hardware and software as part of the NXP EV Power Inverter Reference Platform (here).

In addition, to simplify the usage of the complex hardware, software, and system safety mechanism, NXP also offers an application specific library to accelerate customer safety development. Contact the NXP Sales representatives for more information.
7 General Electrical Characteristics

TA = −40 °C to 125 °C, unless otherwise specified. VSLV range from FS65 VSUP_UV_L specification up to 36 V, unless otherwise specified. All voltages are referenced to ground.

Table 3. Electrical characteristics

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
<th>Unit</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>VSLV</td>
<td>Primary low-voltage power supply</td>
<td>12 (4.5-18)</td>
<td>V</td>
<td>Low range limited by LDO selection; high range extendable to 36 V with flyback converter design adjustment</td>
</tr>
<tr>
<td>I_{VSLV_PWM_ON}</td>
<td>VSLV operating current (PWM switching)</td>
<td>1.2</td>
<td>A</td>
<td></td>
</tr>
<tr>
<td>I_{VSLV_PWM_OFF}</td>
<td>VSLV operating current (PWM not switching)</td>
<td>500</td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>VSHV</td>
<td>High-voltage power supply</td>
<td>340</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Fly_PWM</td>
<td>Driver isolated power supply freq</td>
<td>~260</td>
<td>kHz</td>
<td></td>
</tr>
<tr>
<td>HV_GD_VCC</td>
<td>Driver isolated positive power supply voltage range</td>
<td>18</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>HV_GD_VEE</td>
<td>Driver isolated negative power supply voltage range</td>
<td>~8</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>PWM_DEAD</td>
<td>Dead time</td>
<td>≥3</td>
<td>μs</td>
<td></td>
</tr>
<tr>
<td>HV_OV</td>
<td>Over voltage protection</td>
<td>420</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>HV_UV</td>
<td>Under voltage protection</td>
<td>250</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>IGBT_OT</td>
<td>Over temp protection</td>
<td>135</td>
<td>°C</td>
<td></td>
</tr>
<tr>
<td>IGBT_OC</td>
<td>Over current protection</td>
<td>1500</td>
<td>Arms</td>
<td></td>
</tr>
<tr>
<td>IGBT_DESAT</td>
<td>Desat protection</td>
<td>9</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>Motor_max_speed</td>
<td>Motor Over Speed</td>
<td>10000</td>
<td>rpm</td>
<td></td>
</tr>
</tbody>
</table>
## 8 Platform and Accessory Ordering Information

<table>
<thead>
<tr>
<th>Identifier</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Available <a href="#">here</a></td>
<td>EV Power Inverter Control Reference Platform Quick Start Guide</td>
<td>High level guide outlining how to assemble and set up operation of the inverter reference platform kit</td>
</tr>
<tr>
<td>UM11298 (here)</td>
<td>EV-Inverter Enablement Kit User Guide</td>
<td>Detailed guide for assembling, setting up and operating the inverter reference platform kit</td>
</tr>
<tr>
<td>AN13091 (here)</td>
<td>Inverter Platform Design Guide Application Note</td>
<td>Description of the inverter platform system architecture, design, and operating characteristics</td>
</tr>
<tr>
<td>Available with purchase of kit</td>
<td>Platform Hardware Design Package</td>
<td>Schematics, BOM list, Layout of the inverter reference platform</td>
</tr>
<tr>
<td>—</td>
<td>Inverter Safety SW Library &amp; Safe State Mgr. SW</td>
<td>Available in third quarter 2021</td>
</tr>
<tr>
<td>UM11552 (here)</td>
<td>PIM SiC Software User Manual</td>
<td>Platform software architecture and functional operation overview</td>
</tr>
<tr>
<td>Available with purchase of kit</td>
<td>Platform Safety Overview</td>
<td>High level overview of platform Safety solution</td>
</tr>
<tr>
<td>Available <a href="#">here</a></td>
<td>Inverter Prototype System Test Results</td>
<td>Test summary of Vepco Inverter Prototype</td>
</tr>
<tr>
<td>Available <a href="#">here</a></td>
<td>Traction Motor Power Inverter System Evaluation Prototype</td>
<td>Inverter prototype implementation using NXP Reference Platform (Available from Vepco)</td>
</tr>
<tr>
<td>—</td>
<td>Platform Components</td>
<td>Refer to respective component data sheets</td>
</tr>
</tbody>
</table>
9 References

Following are URLs where you can obtain information on related NXP products and application solutions:

<table>
<thead>
<tr>
<th>NXP.com support pages</th>
<th>Description</th>
<th>URL</th>
</tr>
</thead>
<tbody>
<tr>
<td>GD3100</td>
<td>Product summary page</td>
<td><a href="http://www.nxp.com/GD3100">http://www.nxp.com/GD3100</a></td>
</tr>
<tr>
<td>Vepco Technologies</td>
<td>Website</td>
<td><a href="http://www.vepcotech.com/">http://www.vepcotech.com/</a></td>
</tr>
</tbody>
</table>
## 10 Revision History

<table>
<thead>
<tr>
<th>Document ID</th>
<th>Release date</th>
<th>Data sheet status</th>
<th>Change notice</th>
<th>Supersedes</th>
</tr>
</thead>
<tbody>
<tr>
<td>AN13091 v.1</td>
<td>20210319</td>
<td>EV Traction Motor Power Inverter Control Reference Platform</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Modifications</td>
<td>Initial release</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
11 Legal information

11.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

11.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards customer for the products described herein shall be limited to the greater of the amount actually paid by customer for the product or five times the amount of profit that NXP Semiconductors would have made from the sale of such product. NXP Semiconductors does not accept any liability for the design and operation of the applications and therefore such inclusion and/or use is at the customer’s own risk. NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer’s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer’s applications and products planned, as well as for the planned application and use of customer’s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Hazardous voltage — Although basic supply voltages of the product may be much lower, circuit voltages up to 60 V may appear when operating this product, depending on settings and application. Customers incorporating or otherwise using these products in applications where such high voltages may appear during operation, assembly, testing or use of such application, do so at their own risk. Customers agree to fully indemnify NXP Semiconductors for any damages resulting from or in connection with such high voltages. Furthermore, customers are drawn to safety standards (IEC 950, EN 60 950, CENELEC, ISO, etc.) and other (legal) requirements applying to such high voltages.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an “as is” and “with all faults” basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer’s exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars ($5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

Safety of high-voltage evaluation products — The non-insulated high voltages that are present when operating this product, constitute a risk of electric shock, personal injury, death and/or ignition of fire. This product is intended for evaluation purposes only. It shall be operated in a designated test area by personnel that is qualified according to local requirements and labor laws to work with non-insulated mains voltages and high-voltage circuits. The product does not comply with IEC 60950 based national or regional safety standards. NXP Semiconductors does not accept any liability for damages incurred due to inappropriate use of this product or related non-insulated high voltages. Any use of this product is at customer’s own risk and liability. The customer shall fully indemnify and hold harmless NXP Semiconductors from any liability, damages and claims resulting from the use of the product.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.
11.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.
## Tables

<table>
<thead>
<tr>
<th>Tab.</th>
<th>Table Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tab. 1</td>
<td>Acronyms</td>
<td>1</td>
</tr>
<tr>
<td>Tab. 2</td>
<td>Platform I/O</td>
<td>9</td>
</tr>
<tr>
<td>Tab. 3</td>
<td>Electrical characteristics</td>
<td>34</td>
</tr>
<tr>
<td>Tab. 4</td>
<td>Ordering information</td>
<td>35</td>
</tr>
<tr>
<td>Tab. 5</td>
<td></td>
<td>36</td>
</tr>
<tr>
<td>Tab. 6</td>
<td>Revision history</td>
<td>37</td>
</tr>
</tbody>
</table>
Figures

Fig. 1. Inverter Control Reference Platform boards ..... 2
Fig. 2. Reference platform conceptual diagram .......... 5
Fig. 3. System block diagram .................................. 6
Fig. 4. Functional and safety software block diagram ........................................... 7
Fig. 5. Detailed hardware block diagram .............. 8
Fig. 6. PIM system basic software architecture ........ 11
Fig. 7. Functional and safety software partition ....... 12
Fig. 8. MPC5775E block diagram ........................ 15
Fig. 9. FS6523 block diagram ............................. 17
Fig. 10. MC33GD3100 block diagram .................... 19
Fig. 11. 150 kVA HV inverter proof-of-concept prototype ........................................... 21
Fig. 12. Functional operation overview ................. 21
Fig. 13. PIM subsystems ....................................... 22
Fig. 14. VCU interface .......................................... 23
Fig. 15. MCU topology for motor control ............... 23
Fig. 16. FS6500 and MPC5775E .......................... 24
Fig. 17. MPC5775E and GD3100 .......................... 25
Fig. 18. Software resolver block diagram ............... 26
Fig. 19. Typical traction inverter system – item definition ........................................... 27
Fig. 20. Typical traction inverter system – simplified architecture ................................... 28
Fig. 21. Safety allocation processing .................... 29
Fig. 22. Allocation of functions in the MPC5775E cores ........................................... 29
Fig. 23. 3–phase Open (unsafe at high speed) .......... 30
Fig. 24. 3–phase Short High-Side ......................... 30
Fig. 25. 3–phase Short Low-Side ......................... 30
Fig. 26. Motor interface simplified safety architecture ........................................... 31
Fig. 27. Motor position safety concept ................... 32
Fig. 28. Simplified architecture of the NXP safety inverter library .................................. 32
# Contents

1 Acronyms .............................................................1
2 General Description ............................................2
3 Hardware and Software Block Diagram ............ 6
  3.1 Reference platform system overview ..........6
  3.2 Inverter system basic software ...............6
  3.3 Software block diagram with optional
      functional safety enablement ..........6
4 Platform System Architecture and Design ........8
  4.1 Reference platform hardware description ..........8
  4.2 Platform I/O .......................................................9
  4.3 Software architecture ......................................10
  4.3.1 Application layer ..............................................11
  4.3.2 Platform API layer ...........................................11
  4.3.3 Abstraction layer ..............................................12
  4.4 MPC5775E MCU .............................................12
  4.5 FS6523 safe PMIC ..........................................15
  4.6 MC33GD3100 isolated high-voltage IGBT
      gate driver .....................................................17
  4.7 TJA1051T/3 high-speed CAN transceiver .......19
5 Functional Operation ........................................ 21
  5.1 System control flow ...........................................22
  5.1.1 VCU interface ..................................................22
  5.1.2 MCU and software control .......................23
  5.1.3 eTPU ........................................................24
  5.1.4 MPC5775E integrated with FS6500 ..........24
  5.1.5 MPC5775E integrated with GD3100 ..........25
  5.2 Software resolver .............................................25
6 Safety Concept Overview ....................................27
  6.1 Introduction .....................................................27
  6.2 Safety context of a traction inverter ...........27
  6.3 Doer – Checker processing architecture ........28
  6.4 Motor interface safety concept for a
      permanent magnet motor .......................29
  6.5 Communication and sensors safety concept ...31
  6.6 Deliverables of the safety enablement ........33
7 General Electrical Characteristics .................34
8 Platform and Accessory Ordering
  Information ..........................................................35
9 References ..........................................................36
10 Revision History ..................................................37
11 Legal information ..................................................38