1 Introduction

This document describes the estimated product lifetimes for the i.MX RT1170 applications processor based on the criteria used in the qualification process. The product lifetimes described here are estimates and do not represent a guaranteed lifetime for a particular product.

The i.MX RT series consist of an extensive number of processors that deliver a wide range of processing and multimedia capabilities across various qualification levels.

This document is intended to provide users with guidance on:

- how to interpret different i.MX RT1170 qualification levels in terms of the target operating frequency of the device
- the maximum supported junction temperature (Tj) of the processor
- how Tj relates to the lifetime of the device.

Each qualification level supported defines a number of Power-on Hours (PoH) available to the processor under a given set of conditions, such as:

- Target frequency for the application
  1. The target frequency is determined by the input voltage to the processor's core complex (VDD_SOC_IN).
  2. Use of DCDC-enabled or DCDC-bypass mode
     — When using DCDC-enabled mode or DCDC-bypass mode, the target voltage should not be set to the minimum specified in the datasheet. The On-Chip DCDC module and all power management ICs have allowable tolerances. The target voltage must be set higher than the minimum specified voltage to account for the tolerance of the DCDC or PMIC. The tolerance assumed in the calculations in this document is +/-25 mV.
- Percentage of active use vs. standby use
  1. Active use means that the processor is running at an active performance mode.
     — For the commercial tiers, there are two available performance modes:
        ◦ Overdrive mode: CM7 at 1 GHz and CM4 at 400 MHz
        ◦ Nominal mode: CM7 at 700 MHz and CM4 at 240 MHz
     — For the industrial and automotive tiers, there are two available performance modes:
        ◦ Overdrive mode: CM7 at 800 MHz and CM4 at 400 MHz
        ◦ Nominal mode: CM7 at 600 MHz and CM4 at 240 MHz
  2. In the STANDBY mode, the datasheet defines lower operating conditions for VDD_SOC_IN, reducing power consumption and junction temperature. In this mode, the voltage and temperature are set low enough so that the effect on the lifetime calculations is negligible and treated as if the device were powered off.
- Junction temperature (Tj) of the processor
1. The maximum junction temperature is 95 °C for the commercial tier device, 105 °C for the industrial, 125 °C for extended industrial and auto. This maximum temperature is guaranteed by final test.

2. Users must ensure that their device is appropriately thermally managed such that the maximum junction temperature is not exceeded.

**NOTE**
All data provided in this document are estimated for PoH based on extensive qualification experience and tested with the i.MX RT series. These statistically derived estimates should not be viewed as a limit on an individual device’s lifetime, nor should they be construed as a guarantee by NXP as to the actual lifetime of the device. Sales and warranty terms and conditions still apply.

## 2 Device qualification level and available PoH

### 2.1 Commercial qualification

Table 1 provides the number of PoH for the typical use conditions for the commercial device.

<table>
<thead>
<tr>
<th>Case</th>
<th>Arm core speed CM7/CM4 (MHz)</th>
<th>Power-on Hours [PoH] (Hrs)</th>
<th>Operating voltage (V)</th>
<th>Junction Temperature [Tj] (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1</td>
<td>1000/400</td>
<td>15,644</td>
<td>1.125</td>
<td>95</td>
</tr>
<tr>
<td>C2</td>
<td>700/240</td>
<td>69,374</td>
<td>1.025</td>
<td>95</td>
</tr>
</tbody>
</table>

Figure 1 establishes guidelines for estimating PoH as a function of CPU frequency and junction temperature. PoH can be read directly off of Figure 1 to determine the necessary trade-offs to be made to CPU frequency and junction temperature to increase the estimated PoH of the device.
2.2 Industrial qualification

Table 2 provides the number of PoH for the typical use conditions for the industrial device.

Table 2. Industrial qualification lifetime estimates

<table>
<thead>
<tr>
<th>Case</th>
<th>Arm core speed CM7/CM4 (MHz)</th>
<th>Power-on Hours [PoH] (Hrs)</th>
<th>Arm core Operating voltage (V)</th>
<th>Junction Temperature [Tj] (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Case C1: Overdrive Mode</td>
<td>800/400</td>
<td>61.158</td>
<td>1.125</td>
<td>105</td>
</tr>
<tr>
<td>Case C2: Nominal Mode</td>
<td>600/240</td>
<td>271.213</td>
<td>1.025</td>
<td>105</td>
</tr>
</tbody>
</table>

Figure 2 establishes guidelines for estimating PoH as a function of CPU frequency and junction temperature. PoH can be read directly off of Figure 2 to determine the necessary trade-offs to be made to CPU frequency and junction temperature to increase the estimated PoH of the device.
Figure 2. i.MXRT1170 industrial lifetime estimates

2.3 Automotive qualification

Table 3 provides the number of PoH for the typical use conditions for the automotive device.

<table>
<thead>
<tr>
<th>Arm core speed CM7/CM4 (MHz)</th>
<th>Power-on Hours [PoH] (Hrs)</th>
<th>Arm core Operating voltage (V)</th>
<th>Junction Temperature [T] (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Case C1: Overdrive Mode</td>
<td>800/400</td>
<td>4,750</td>
<td>1.125</td>
</tr>
<tr>
<td>Case C2: Nominal Mode</td>
<td>600/240</td>
<td>31,273</td>
<td>1.0</td>
</tr>
</tbody>
</table>

Figure 3 establishes guidelines for estimating PoH as a function of CPU frequency and junction temperature. PoH can be read directly from Figure 3 to determine the necessary trade-offs to be made to CPU frequency and junction temperature to increase the estimated PoH of the device.
2.4 Extended industrial qualification

Table 4 provides the number of PoH for the typical use conditions for the extended industrial device.

Table 4. Automotive qualification lifetime estimates

<table>
<thead>
<tr>
<th>Case</th>
<th>Arm core speed CM7/CM4 (MHz)</th>
<th>Power-on Hours [PoH] (Hrs)</th>
<th>Arm core Operating voltage (V)</th>
<th>Junction Temperature [T] (°C)</th>
</tr>
</thead>
<tbody>
<tr>
<td>C1: Overdrive Mode</td>
<td>800/400</td>
<td>20,777</td>
<td>1.125</td>
<td>125</td>
</tr>
<tr>
<td>C2: Normal Mode</td>
<td>600/240</td>
<td>92,137</td>
<td>1.0</td>
<td>125</td>
</tr>
</tbody>
</table>

Figure 4 establish guidelines for estimating PoH as a function of CPU frequency and junction temperature. PoH can be read directly off of Figure 4 to determine the necessary trade-offs to be made to CPU frequency and junction temperature to increase the estimated PoH of the device.
Combining use cases

3 Combining use cases

In some applications a constant operating use case cannot deliver the target PoH. In this case, it is an advantage to use multiple operating conditions. This method provides some of the lifetime benefits of running at a lower performance use case, while keeping the ability of the system to use the highest performance state dictated by the application’s demands.

3.1 Scenario 1: Switching between two power states with different voltages

In this scenario, the system uses a 1 GHz full power state and a 700 MHz reduced power state. It is assumed for these calculations that the temperature stays constant in either mode. If the system spends 50% of its power-on-time at 1 GHz and 50% of its power-on-time at 700 MHz, the two POH (read from Figure 5) can be combined with using those percentages: $18,000 \times 0.5 + 78,000 \times 0.5 = 48,000$ PoH.
3.2 Scenario 2: Switching between two power states with different temperatures

This scenario assumes that the system can achieve a drop in temperature by throttling back in performance while still maintaining a constant voltage. This temperature change may be able to be achieved by changing the frequency or by simply scaling back the loading on the Arm cores or processing units. This use case is particularly useful for customers who need to take advantage of the full temperature range of the i.MXRT series. In this scenario, the system spends 30% of its power-on-hours at 93 °C and 70% of its power-on hours at 85 °C (as read off the chart in Figure 6). The two POH can be combined as such: $18,000 \times 0.3 + 29,000 \times 0.7 = 25,700$ PoH.
3.3 Scenario 3: Using three or more power states

This scenario shows how this strategy can be extended to more than two power states. While this example only has three power states, there is no limit to the actual number of power states that can be combined. The power states that are being used in this scenario are 700 MHz (at 93°C) and 1 GHz (at 85°C and 93°C). Each state will be used equally one third of the time. These power states can be combined as such: $78,000 \times 0.33 + 29,000 \times 0.33 + 18,000 \times 0.33 = 42,030$ PoH.
**Figure 7.** Various use case

### 4 Revision history

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Substantive changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>February 21</td>
<td>Initial release</td>
</tr>
</tbody>
</table>
| 1    | 30 April, 2021 | • Updated images through the document  
• Updated the doc title from iMXRT1170 Life Time Commercial to iMXRT1170 Life Time Industrial, Commercial & Automotive  
• Updated Table 1  
• Added Industrial qualification and Automotive qualification |
| 2    | 9 June, 2021 | • Updated Table 2 and Figure 2  
• Added Extended industrial qualification |
Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTFLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AtlixVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Converge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Hybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.