1 Introduction

1.1 Purpose

The purpose of this application note is to provide a comparison of external flash read speeds when unencrypted and when the OTFAD module is used for decryption.

1.2 Intended audience

This document is intended for those who need an overall idea about the OTFAD decryption performance. It does not explain how to setup an encrypted XIP OTFAD image. It is assumed that the reader is familiar with the basics of encrypted XIP provided by the OTFAD module on i.MX RT1170. It is assumed that the reader is already familiar with the SPT Secure Provisioning Tool.

1.3 Scope

This document is a practical example that provides the measurement results of an unencrypted XIP compared to the encrypted XIP read performance.

1.4 Acronyms and abbreviations

The terms and acronyms used in this document are:

- AES – Advanced Encryption Standard.
- AHB – internal bus connected to a FlexSPI module.
- AXI – internal bus connected to an L1 cache. The AXI and AHB are connected with the AHB/AXI bus convertor.
- FlexSPI – NXP proprietary module to access Single/Dual/Quad/Octal/Hyperbus and similar serial-bus-based devices.
- XIP – Execute-In-Place. It refers to a software image that is executed directly from its non-volatile memory.
- Unencrypted XIP – refers to a software image that is executed directly from the non-volatile memory and there is no need to use any decryption.
- Normal XIP – refers to the unencrypted XIP.
- Encrypted XIP – refers to an encrypted software image that is executed directly from its non-volatile memory and it must be decrypted by the OTFAD module.
- OTFAD – On-The-Fly AES Decryption module.
- SPT – Secure Provisioning Tool, which provides an encrypted XIP image and uploads the image to the target board.
- MCUX IDE – MCUXpresso IDE. It is an easy-to-use Integrated Development Environment (IDE) for creating, building, debugging, and optimizing of application code.
- ITCM – internal memory accessed by its own I-TCM bus interface (single-cycle memory recommended for instruction fetches - code execution, interrupt vector table).
• DTCM – internal memory accessed by its own D0-TCM/D1-TCM interface (single-cycle memory recommended for data access - stack, important static variables).

• I-CACHE
  — Read cache hit: represents a single-cycle memory for instruction fetches.
  — Read cache miss: generates a 32-B burst transfer on an AXI bus.

• D-CACHE
  — Read cache hit: represents a single-cycle memory for data accesses.
  — Read cache miss: generates a 32-B burst transfer on an AXI bus.

• OCRAM – internal memory accessed by an AXI bus via an interconnect bus fabric NIC. It is expected to be cached to achieve sufficient performance. Multiple wait states are generated when it is accessed via the AXI. The data is accessed by multiple masters, such as CM7 and DMA. Avoid placing a stack here if possible.

2 OTFAD module

The On-The-Fly AES Decryption (OTFAD) module provides an advanced hardware implementation that minimizes any incremental cycles of latency introduced by the decryption in the overall external memory-access time. It implements a block cipher mode of operation supporting the counter mode (CTR). The CTR mode provides a confidentiality mode that features the application of the forward cipher to a set of input blocks (called counters) to produce a sequence of output blocks that are exclusive-ORed with the plaintext to produce the ciphertext and vice versa.

The OTFAD engine includes complete hardware support for a standard AES key unwrap mechanism to decrypt a key BLOB data instruction containing the parameters needed for up to 4 unique AES contexts. Each context has a unique 128-bit key, a 64-bit counter, and a 64-bit memory region descriptor.

2.1 Basic OTFAD module features

• AES-128 counter mode on-the-fly decryption.
  — 128-bit key and 128-bit data block sizes.
  — The 128-bit counter includes 64 bits of the initialization vector plus the 32-bit system address.

• It adds zero cycles of incremental latency for decryption when used with the FlexSPI.
  — It receives 64-bit encrypted data from the FlexSPI, calculates the decrypted data which is sent to the AHB RAM buffer and bypassed back to the system AHB read data bus.

• Hardware support for 4 independent decryption segments (called memory “contexts”).
  — Each context has a unique 128-bit key, a 64-bit counter, and a 64-bit memory region descriptor.

• It functionally acts as a slave submodule to the FlexSPI.
  — It is logically connected between the FlexSPI and its AHB RAM buffer.
  — It shares the system AHB and IPS (slave peripheral) bus connections.
  — The programming model is mapped into the upper 1 KByte of the FlexSPI’s IPS address space.
  — Private 64-bit data buses for encrypted (ciphertext) and decrypted (plaintext) data.

• Hardware microarchitecture.
  — Heavily pipelined AES engine optimized for encryption, performing 3 rounds per cycle.
  — 64-bit AHB connections for easy integration to the system bus fabric and FlexSPI.
  — Data storage for two 128-bit encrypted counters and three 64-bit decrypted data buffers.
  — Optimized for (32,64)-bit WRAP4 bursts (CPU cache miss fetch size and typical DMA fetch size).
2.2 OTFAD block diagram

![OTFAD block diagram]

Figure 1. OTFAD and FlexSPI connection topology

2.3 OTFAD bus timing

This is an example of a 64-bit WRAP4 read request with an original address of 0x00.

![OTFAD 64-bit WRAP4 burst timing diagram]

Figure 2. OTFAD 64-bit WRAP4 burst timing diagram
All the "encrypted_ctr0" and "encrypted_ctr1" values are being prepared by the AES engine during the time when the command, address, and modes bits are transferred on the FlexSPI bus pins and they are ready for an XOR operation when the data are being read from the QSPI memory. This conforms to the AES-CTR mode implementation, which is accommodated by the OTFAD module.

The resulting behavior of the combined FlexSPI and OTFAD provides the best system performance.

3 Measurement

3.1 Hardware requirements

The measurement was done using the MIMXRT1170-EVK board. The FlexSPI1 module port A was used, because it is routed to the QSPI memory by default.

![QSPI flash connection to FlexSPI1 port A](image)

Figure 3. QSPI flash connection to FlexSPI1 port A

3.2 Software tools

The software used is as follows:

- MCUXpresso IDE v11.3.0 [Build 5222]
- "evkmimxrt1170_flexspi_OTFAD_performance_cm7" test application code – software provided along with this document
- Security Provisioning Tool v3.1

3.3 Measurement approach

The aim of the measurement is to compare the data-reading speed from the flash memory with and without the OTFAD module decryption.

The measurement itself is done by the MCUX IDE application "vkmimxrt1170_flexspi_OTFAD_performance_cm7". The application code allocates two read buffers in the read-only flash memory address space and measures the time of reading from these read buffers using a cycle counter from the CM7 core.

To get both results, the image of the measurement application is uploaded as a normal XIP in the first case and as an encrypted XIP (OTFAD mode) in the second case. In both cases, the same image is uploaded. Therefore, the same setting of the FlexSPI module is applied for the normal XIP and for the encrypted XIP. Only the OTFAD setting provided to the boot ROM code is different.
To create an encrypted XIP image and to upload it into the target board, the Secure Provisioning Tool (SPT) v3.1 must be used.

3.4 Measuring application

The application code is based on the "evkmimxrt1170_flexspi_nor_polling_transfer_cm7" SDK example code.

There are two 16-KB read-only buffers located in the flash filled with the incremental value from 0 – 16383.

```c
const uint32_t text_read_buffer1[] __attribute__((aligned(1024))) = { T_FILL4096(0) };
const uint32_t text_read_buffer2[] __attribute__((aligned(1024))) = { T_FILL4096(0) };
```

3.4.1 FlexSPI module settings

The tests were made with the 1V8 QSPI flash memory IS25WP128-JBLE. The FlexSPI setting used for the SDK flash driver is as follows:

- Use the SDR/READ_FAST_QUAD for the default AHB access.
- Enable the Prefetch buffer with a size of 4 KB for the core.
- Enable the FlexSPI root clock to 99 MHz.

3.4.2 Measuring functions

- The "flexspi_nor_readData_8b_itcm" function measures the number of core cycles to read from "text_read_buffer1" using an 8-bit access:

  ```c
  __ASM volatile("LDRB.W r3,[r0],#1\n");
  __ASM volatile("LDRB.W r3,[r0],#1\n");
  ```

- The "flexspi_nor_readData_pingpong_8b_itcm" function measures the number of core cycles to read from "text_read_buffer1" and "text_read_buffer2" alternately using an 8-bit access:

  ```c
  __ASM volatile("LDRB.W r3,[r0],#1\n");
  __ASM volatile("LDRB.W r3,[r1],#1\n");
  ```

- The "flexspi_nor_readData_16b_itcm" measures the number of core cycles to read from "text_read_buffer1" using a 16-bit access:

  ```c
  __ASM volatile("LDRH.W r3,[r0],#2\n");
  __ASM volatile("LDRH.W r3,[r0],#2\n");
  ```

- The "flexspi_nor_readData_pingpong_16b_itcm" function measures the number of core cycles to read from "text_read_buffer1" and "text_read_buffer2" alternately using a 16-bit access:

  ```c
  __ASM volatile("LDRH.W r3,[r0],#2\n");
  __ASM volatile("LDRH.W r3,[r1],#2\n");
  ```

- The "flexspi_nor_readData_32b_itcm" function measures the number of core cycles to read from "text_read_buffer1" using a 32-bit access:

  ```c
  __ASM volatile("LDR.W r3,[r0],#4\n");
  __ASM volatile("LDR.W r3,[r0],#4\n");
  ```

- The "flexspi_nor_readData_pingpong_32b_itcm" function measures the number of core cycles to read from "text_read_buffer1" and "text_read_buffer2" alternately using a 32-bit access:

  ```c
  __ASM volatile("LDR.W r3,[r0],#4\n");
  __ASM volatile("LDR.W r3,[r1],#4\n");
  ```
• The "flexspi_nor_readData_burst_itcm" function measures the number of core cycles to read from "text_read_buffer1" using a burst access:

```c
__ASM volatile("LDM r1,{r4-r11}\n");
```

All these functions are located and executed in the ITCM to not influence the read speed from "text_read_buffer".

### 3.4.3 L1 D-CACHE setting

The measurement functions are executed in the following three ways in regards to the L1 D-CACHE setting:

1. D-CACHE is disabled. The cache is disabled before the measurement.
2. D-CACHE is invalidated. The D-CACHE is enabled and invalidated before each measurement.
3. D-CACHE is filled. The D-CACHE is enabled and filled with measurement values when the measurement is made for the first time. The next measurement is made for the second time without invalidating the D-CACHE and it is expected to provide a 100% cache hit. The value of the second measurement is returned.

### 3.4.4 Buffers size setting

The whole measurement is made for the "text_read_buffer1" and "text_read_buffer2" size set to 4 KB and 16 KB. The application must be built for each buffer size setting.

### 4 Measurement results

<table>
<thead>
<tr>
<th></th>
<th>Desired</th>
<th>D-CACHE</th>
<th>Desired</th>
<th>D-CACHE</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Core1</td>
<td>Core2</td>
<td>Core1</td>
<td>Core2</td>
</tr>
<tr>
<td>All read buffer</td>
<td>8-bit</td>
<td>18.29</td>
<td>47.64</td>
<td>995.51</td>
</tr>
<tr>
<td></td>
<td>16-bit</td>
<td>36.72</td>
<td>47.71</td>
<td>1990.06</td>
</tr>
<tr>
<td></td>
<td>32-bit</td>
<td>47.68</td>
<td>47.71</td>
<td>2976.23</td>
</tr>
<tr>
<td></td>
<td>BURST II</td>
<td>47.71</td>
<td>47.65</td>
<td>2977.64</td>
</tr>
<tr>
<td>Linear READ</td>
<td>8-bit</td>
<td>1.46</td>
<td>25.9</td>
<td>1061.85</td>
</tr>
<tr>
<td></td>
<td>16-bit</td>
<td>2.91</td>
<td>25.71</td>
<td>2274.03</td>
</tr>
<tr>
<td></td>
<td>32-bit</td>
<td>5.83</td>
<td>25.82</td>
<td>4710.87</td>
</tr>
<tr>
<td></td>
<td>BURST II</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>PingPong READ</td>
<td>8-bit</td>
<td>19.65</td>
<td>46.93</td>
<td>995.51</td>
</tr>
<tr>
<td></td>
<td>16-bit</td>
<td>39.14</td>
<td>47.01</td>
<td>1990.06</td>
</tr>
<tr>
<td></td>
<td>32-bit</td>
<td>46.91</td>
<td>47.01</td>
<td>2976.23</td>
</tr>
<tr>
<td></td>
<td>BURST II</td>
<td>47.01</td>
<td>46.95</td>
<td>2977.64</td>
</tr>
<tr>
<td>OTFAD FlexSPI access</td>
<td>8-bit</td>
<td>1.46</td>
<td>27.71</td>
<td>1061.85</td>
</tr>
<tr>
<td></td>
<td>16-bit</td>
<td>2.93</td>
<td>27.63</td>
<td>2274.03</td>
</tr>
<tr>
<td></td>
<td>32-bit</td>
<td>5.96</td>
<td>27.63</td>
<td>4710.87</td>
</tr>
<tr>
<td></td>
<td>BURST II</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Figure 4. Measured transfer speed in Mbytes/s

### 5 Conclusion

The results are consistent with the hardware specification of the FlexSPI connection to the internal 64-bit AHB bus. The best results are acquired using a 32-byte burst access. When the D-CACHE is invalidated, it means that it does not contain any cached data, so an 8-bit or 16-bit access is accelerated significantly. This is because an incoming 8-bit request is transferred to the AXI/AHB bus as a 32-byte request. The cache is filled with a 32-byte response value and the next 31 8-bit read requests are hits in the D_CACHE.
The final result is that the OTFAD module does not provide any significant performance decrease, which can be measured by this application. This is achieved by the OTFAD module design and implementation of the AES128-CTR decryption mode.

6 References


3. i.MX RT1170 Processor Reference Manual (document IMXRT1170RM)


5. Using the i.MXRT L1 Cache (document AN12042)

6. AN memory benchmark performance by RP ***please provide the document ID)***

7 Revision history

Table 1. Revision history

<table>
<thead>
<tr>
<th>Revision number</th>
<th>Date</th>
<th>Substantive changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>19 May 2021</td>
<td>Initial release</td>
</tr>
</tbody>
</table>
Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOPI, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AtIVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Converge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Hybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© NXP B.V. 2021.
All rights reserved.

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 19 May 2021
Document identifier: AN13198