AN13508

OPAMP Usage on LPC553x/LPC55S3x

Rev. 1 — 26 May 2022 Application Note

1 Introduction

NXP LPC553x/LPC55S3x series have new analog function modules, including OPAMP (Operational Amplifier).

OPAMP is an electronic integrated circuit containing multi-stage amplifier circuit. Its input stage is a differential amplifier circuit. It has high input resistance and the ability to suppress zero drift.

An ideal OPAMP contains the following characteristics:

- Input current IB = 0
- Input offset voltage VE = 0
- Input impedance ZIN = ∞
- Output impedance ZOUT = 0
- Gain a = ∞

To simplify the analysis, see Figure 1 for an ideal OPAMP.

Contents



Figure 1. An ideal OPAMP

2 Typical kinds of OPAMP

2.1 Non-inverting OPAMP

Figure 2 shows the non-inverting OPAMP connection.



Figure 2. Non-inverting OPAMP

Non-inverting OPAMP has the input signal connected to its positive input. According to the ideal OPAMP assumptions, Input current IB = 0 and Input offset voltage VE = 0, we can get the equation as below:

$$V_{IN} = V_{OUT} \frac{R1}{R1 + R2}$$

Then:

$$V_{OUT} = V_{IN} \left(1 + \frac{R2}{R1}\right)$$

The output signal is the amplified signal and non-inverted from input signal. The circuit input impedance is an infinite impedance.

2.2 Voltage follower OPAMP

Figure 3 shows the voltage follower OPAMP connection.



Figure 3. Follower OPAMP

In the non-inverting OPAMP, if let R2 = 0 and remove R1, we can get the equation as below:

$$V_{OUT} = V_{IN}$$

To perform impedance adaptation on input signals, the circuit uses OPAMP as follower buffer.

2.3 Inverting OPAMP

Figure 4 shows the inverting OPAMP connection.



Figure 4. Inverting OPAMP

Inverting OPAMP has the input signal connected to its negative input. According to the ideal OPAMP assumptions, Input current IB = 0 and input offset voltage VE = 0, we can get the equation as below:

$$\frac{V_{IN}}{R1} = -\frac{V_{OUT}}{R2}$$

Then:

$$V_{OUT} = \left(-\frac{R2}{R1}\right)V_{IN}$$

The output signal is the amplified signal and inverted from input signal.

2.4 Differential OPAMP

Figure 5 shows the differential OPAMP connection.



Figure 5. Differential OPAMP

Differential OPAMP amplifies the voltage difference between inputs signals. According to the ideal OPAMP assumptions, Input current IB = 0 and input offset voltage VE = 0, we can get the equation as below.

From:

$$\frac{(V_{INP} - V+)}{R3} = \frac{V+}{R4}$$

we can get:

$$V+ = \frac{R4}{R3 + R4} V_{INP}$$

Equation 1.

From:

$$\frac{(V- - V_{INN})}{R1} = \frac{V_{OUT} - V-}{R2}$$

we can get:

$$V_{OUT} = \frac{R1 + R2}{R1} V- - \frac{R2}{R1} V_{INN}$$

Equation 2.

According to V+ = V-, from Equation 1 and Equation 2, we can get:

$$V_{OUT} = \frac{R1 + R2}{R1} * \frac{R4}{R3 + R4} V_{INP} - \frac{R2}{R1} V_{INN}$$

If let R1 = R3, R2 = R4, then:

$$V_{OUT} = \frac{R2}{R1}(V_{INP} - V_{INN})$$

In the circuit, the differential signal, (V_{INP} – V_{INN}), is multiplied by the stage gain. The circuit is a differential amplifier. It amplifies only the differential portion of the input signal and rejects the common mode portion of the input signal.

The differential amplifier strips off or rejects the common mode signal. This circuit configuration is often employed to strip DC or injected common mode noise off a signal.

2.5 Differential with offset OPAMP

Figure 6 shows the differential with offset OPAMP connection.



Figure 6. Differential with offset OPAMP

In the differential OPAMP amplifies, when R4 connects a V_{PREF} voltage instead of connecting to ground, then the circuit becomes differential with offset OPAMP. According to the ideal OPAMP assumptions: Input current IB = 0 and input offset voltage VE = 0, we can get the equations as below.

From:

$$\frac{V_{INP} - V+}{R3} = \frac{V+ - V_{PREF}}{R4}$$

we can get:

$$V+ = \frac{R4}{R3 + R4} V_{INP} + \frac{R3}{R3 + R4} V_{PREF}$$

Equation 3.

From:

$$\frac{V- - V_{INN}}{R1} = -\frac{V_{OUT} - V-}{R2}$$

we can get:

$$V_{OUT} = \frac{R1 + R2}{R1} V- - \frac{R2}{R1} V_{INN}$$

Equation 4.

According to V+ = V-, from Equation 3 and Equation 4, we can get:

$$V_{OUT} = \frac{R1 + R2}{R1} * \frac{R4}{R3 + R4} V_{INP} - \frac{R2}{R1} V_{INN} + \frac{R1 + R2}{R1} * \frac{R3}{R3 + R4} V_{PREF}$$

Equation 5.

3 OPAMP on LPC553x/LPC55S3x

The features of OPAMP on LPC553x/LPC55S3x include:

- It contains three OPAMPs, supporting PGA amplifier.
- It configures registers with optional non-inverting or inverting gain application to select different gains.
- The module is applicable to the signal processing stage before SARADC.

The specifications of OPAMP on LPC553x/LPC55S3x include:

- DC open loop voltage gain 110 dB
- Slew rate 2 V/us (low-noise mode), 5.5 V/us (high-speed mode)
- Unity gain bandwidth: 3 MHz (low-noise mode), 15 MHz (high-speed mode)
- Rail-to-rail input/output （0 – VDDA）
- PGA with negative programmable gain: -1X, -2X, -4X, -8X, -16X, -33X, -64X, positive programmable gain: 1X, 2X, 4X, 8X, 16X, 33X, 64X.

The working mode of OPAMP on LPC553x/LPC55S3x includes:

- Standalone (buffer) mode

  Figure 7 shows the OPAMP block diagram.



Figure 7. OPAMP block diagram

  To make OPAMP work on Buffer mode, set register `OPAMP_CTR bit[26-24] “NGAIN”` to `000 - Buffer`.

  In this mode, OPAMP works alone. It has no connection with internal Res Matrix, just pulling out `OPAMPx_INP`, `OPAMPx_INN`, and `OPAMPx_Out` pins for users. Users can connect outside circuit on these pins to apply functions as required.

- Programmable Gain Amplifier (PGA) mode

  To make OPAMP work on PGA mode, don’t set register `OPAMP_CTR bit[26-24] NGAIN` to `000 - Buffer` and don’t set bit`[22-20] NGAIN` to `000 - Reserved`.

  In this mode, OPAMP connects with internal Res Matrix and amplifies the input voltage according to NGAIN and PGAIN setting value. Amplify principle is illustrated in Usage of OPAMP on LPC553x/LPC55S3x.

4 LPC553x/LPC55S3x OPAMP pin description

LPC553x/LPC55S3x OPAMP pins include:

- `OPAMP0_INP`/`PIO0_8` pin, with the default `OPAMP0_INP`.
- `OPAMP1_INP`/`PIO0_27` pin, with the default `OPAMP1_INP`.
- `OPAMP2_INP`/`PIO2_1` pin, with the default `OPAMP2_INP`.
- `OPAMP0_INN` – Dedicated pin
- `OPAMP1_INN` – Dedicated pin
- `OPAMP2_INN` – Dedicated pin
- `OPAMP0_Out`/`PIO1_9` pin, with the default `OPAMP0_Out`.
- `OPAMP1_Out`/`PIO2_14` pin, with the default `OPAMP1_Out`.
- `OPAMP2_Out`/`PIO2_2` pin, with the default `OPAMP2_Out`.

5 Usage of OPAMP on LPC553x/LPC55S3x

5.1 Using OPAMP as follower OPAMP

To make OPAMP work on Buffer mode, set register `OPAMP_CTR bit[26-24] NGAIN` to `000 – Buffer`.

Connect `OPAMPx_INN` to `OPAMPx_OUT`, and we can get:

$$V_{OUT} = V_{INP}$$



Figure 8. Using OPAMP as follower OPAMP

5.2 Using OPAMP as differential with Offset OPAMP

When set to PGA mode, the OPAMP on LPC553x/LPC55S3x uses Res Matrix to get NGAIN, PGAIN, as shown in Figure 9.



Figure 9. LPC553x/LPC55S3x OPAMP block diagram and equivalent circuit

Internal Res Matrix is equivalent to R1, R2, R3, R4:

R2/R1 = NGAIN

R4/R3 = PGAIN

NGAIN and PGAIN with gain rate x1, x2, x4, x8, x16, x33, and x64 are as shown in Figure 10.

NGAIN(1) = 1/1 (R2/R1)	PGAIN(1) = 1/1 (R4/R3)
NGAIN(2) = 2/1	PGAIN(2) = 2/1
NGAIN(3) = 4/1	PGAIN(3) = 4/1
NGAIN(4) = 8/1	PGAIN(4) = 8/1
NGAIN(5) = 16/1	PGAIN(5) = 16/1
NGAIN(6) = 33/1	PGAIN(6) = 33/1
NGAIN(7) = 64/1	PGAIN(7) = 64/1

Figure 10. NGAIN, PGAIN with gain rate x1, x2, x4, x8, x16, x33, x64

According to Equation 5 concluded from above analysis and make:

R2/R1 = NGAIN

R4/R3 = PGAIN

we can get:

$$V_{OUT} = \frac{NGAIN + 1}{1 + \frac{1}{PGAIN}} V_{INP} - NGAIN * V_{INN} + \frac{1 + NGAIN}{1 + PGAIN} V_{PREF}$$

Equation 6.



Figure 11. Using OPAMP as differential with Offset OPAMP

5.3 Using OPAMP as differential OPAMP

LPC553x/LPC55S3x OPAMP works on PGA mode.

To make OPAMP use DAC0OUT as V_{PREF}, set register `OPAMP_CTR bit[18-17] PREF` to `00 - Select vrefh3`.

To set V_{PREF} to 0, make `DACxOUT` output as 0.

According Equation 6, we can get:

$$V_{OUT} = \frac{NGAIN + 1}{1 + \frac{1}{PGAIN}} V_{INP} - NGAIN * V_{INN}$$



Figure 12. Using OPAMP as differential OPAMP

5.4 Using OPAMP as non-inverting OPAMP

LPC553x/LPC55S3x OPAMP works on PGA mode.

To make VPREF become the high-impedance state, connect VPREF to VREFOUT, set register `OPAMP_CTR bit[18-17] PREF` to `10 - Select vrefh1`, and disable VREF module (default). Make $V_{PREF} = V_{INP}$.

Connect VINN to 0.

Then we can get:

$$V_{OUT} = \frac{NGAIN + 1}{1 + \frac{1}{PGAIN}} V_{INP} + \frac{1 + NGAIN}{1 + PGAIN} V_{PREF}$$

$$V_{OUT} = \frac{NGAIN + 1}{1 + \frac{1}{PGAIN}} V_{INP} + \frac{1 + NGAIN}{1 + PGAIN} V_{INP}$$

$$V_{OUT} = (1 + NGAIN) * V_{INP}$$



Figure 13. Using OPAMP as non-inverting OPAMP

5.5 Using OPAMP as inverting OPAMP

LPC553x/LPC55S3x OPAMP works on PGA mode.

To set V_{PREF} at the high-impedance state, connect V_{PREF} to V_{REFOUT} and disable V_{REF} module (default). Make $V_{PREF} = V_{INP}$.

Connect V_{INP} to 0. Make $V_{PREF} = V_{INP} = 0$.

Then we can get:

$$V_{OUT} = \ - NGAIN * V_{INN}$$



Figure 14. Using OPAMP as inverting OPAMP

6 Demo for OPAMP on LPC553x/LPC55S3x

6.1 Demo platform

6.1.1 Hardware

Demo is developed on LPCXpresso55S36 board.

6.1.2 Software

Demo code is based on SDK_2_10_2_LPCXpresso55S36.

IDE: MDK5.35

6.2 Using LPC553x/LPC55S3x OPAMP as differential with Offset OPAMP

This demo illustrates how to use OPAMP on LPC553x/LPC55S3x to work as differential with Offset OPAMP.

6.2.1 Board connection

Figure 15 shows the board connection.



Figure 15. Board connection

According to the board connection, set DAC0OUT as V_{PREF}, and OPAMP can work as differential with Offset OPAMP.

6.2.2 Calculation formula for Demo

`MCU_VDDA_F` produces V_{INP} and V_{INN}, by pulling up resisters `R193` and `R194`.

OPAMP uses `DAC0OUT` as V_{PREF}. To get V_{PREF} value, OPAMP uses Tera Term to input digital value and then produce analog value by `DAC0`.

The gain formula for differential with Offset OPAMP is as shown in Equation 6.

6.2.3 Demo code setup

To make OPAMP use DAC0OUT as V_{PREF}, set register `OPAMP_CTR bit[18-17] PREF` to `00 - Select vrefh3`.

To apply above function, use configuration demo code at line79 in `OPAMP.c`, as shown in Figure 16.

```
75
76    OPAMP_GetDefaultConfig(&config);
77    config.posGain = kOPAMP_PosGainNonInvert2X;
78    config.negGain = kOPAMP_NegGainInvert1X;
79    /* Connect REFP to DAC output. */
80    config.posRefVoltage = kOPAMP_PosRefVoltVrefh3; // 3-DAC0, 0-VDDA, 1-Vefout
81    config.enable        = true;
82
83    OPAMP_Init(DEMO_OPAMP_BASEADDR, &config);
```

Figure 16. Code configuration for applying DAC0OUT as VPREF

6.2.4 Demo illustration

Demo 1

Set NGAIN=1, PGAIN=1, and change V_{PREF} by Tera Term to get different V_{OUT}.

Steps:

1. Set register `OPAMP_CTR bit[26-24] NGAIN` to `001 - Inverting gain application -1X.`, make NGAIN = 1.
2. Set register `OPAMP_CTR bit[22-20] PGAIN` to `001 - Inverting gain application 1X.` , make PGAIN = 1.

To apply the above function, use the configuration demo code at line76-77 in `OPAMP.c`, as shown in Figure 17.

```
    OPAMP_GetDefaultConfig(&config);
    config.posGain = kOPAMP_PosGainNonInvert1X;
    config.negGain = kOPAMP_NegGainInvert1X;
    /* Connect REFP to DAC output. */
    config.posRefVoltage = kOPAMP_PosRefVoltVrefh3; // 3-DAC0, 0-VDDA, 1-Vefout
    config.enable         = true;

    OPAMP_Init(DEMO_OPAMP_BASEADDR, &config);

    while (1)
```

Figure 17. Code configuration for NGAIN and PGAIN

Download and run demo code, as shown in Figure 18.



Figure 18. Running page for the demo

To use Tera Term to input V_{PREF} value, perform the following steps.

1. Input **0** for DAC0 by Tera Term to get the offset value for V_{OUT}.

   Measured by multimeter: V_{INN} = 3017 mV, V_{INP} = 3017 mV, V_{PREF} = 3 mV.

   According to Equation 6:

   Calculated V_{OUT_CAL} = V_{PREF} = 3 mV.

   Measured V_{OUT} =50 mV, get offset value for V_{OUT_OFFSET} = V_{OUT} - V_{OUT_CAL} = 47 mV.

   (Test point on EVK board: V_{INN} = J13-3, V_{INP} = J13-1, V_{PREF} = J12-4, V_{OUT} = J7-1)

2. Input **100** for DAC0 by Tera Term.

   Measured V_{INN} = 3022 mV, V_{INP} = 3022 mV, V_{PREF} = 73 mV.

   Calculated V_{OUT_CAL} = V_{OUT_OFFSET} + V_{PREF} = 120 mV.

   Measured V_{OUT} = 120 mV.

   The measured value fits the calculated value.

3. Input **200** for DAC0 by Tera Term.

   Measured V_{INN} = 3029 mV, V_{INP} = 3029 mV, V_{PREF} = 155 mV.

   Calculated V_{OUT_CAL} = V_{OUT_OFFSET} + V_{PREF} = 202 mV.

Measured VOUT = 202 mV.

The measured value fits the calculated value.

Figure 19 shows the demo steps.



Figure 19. Using Tera Term to input VPREF value

Demo 2

Set NGAIN=1, PGAIN=2, and change V_{PREF} by Tera Term to get different V_{OUT}.

1. Input **0** for DAC0 by Tera Term to get the offset value for V_{OUT}.

   Measured V_{INN} = 3096 mV, V_{INP} = 3017 mV, V_{PREF} = 3 mV.

   According to Equation 6:

   Calculated V_{OUT_CAL} = 1.333 * V_{INP} – V_{INN} + 0.666 * 3 = 927 mV.

   Measured V_{OUT} =968 mV, get offset value for V_{OUT_OFFSET} = V_{OUT} - V_{OUT_CAL} = 41 mV.

2. Input **100** for DAC0 by Tera Term.

   Measured V_{INN} = 3100 mV, V_{INP} = 3023 mV, V_{PREF} = 73 mV.

   Calculated V_{OUT_CAL} = V_{OUT_OFFSET} + 1.333 * V_{INP} – V_{INN} + 0.666 * 73 = 1020 mV.

   Measured V_{OUT} = 1019 mV.

   The measured value fits the calculated value.

3. Input **200** for DAC0 by Tera Term.

   Measured V_{INN} = 3106 mV, V_{INP} = 3030 mV, V_{PREF} = 155 mV.

   Calculated V_{OUT_CAL} = V_{OUT_OFFSET} + 1.333 * V_{INP} – V_{INN} + 0.666 * 155 = 1077 mV.

   Measured V_{OUT} = 1076 mV.

   The measured value fits the calculated value.

Demo 3

Set NGAIN=1, PGAIN=64, and change V_{PREF} by Tera Term to get different V_{OUT}.

1. Input **0** for DAC0 by Tera Term to get the offset value for V_{OUT}.

Measured V_{INN} = 3248 mV, V_{INP} = 3017 mV, V_{PREF} = 3 mV.

According to Equation 6:

Calculated V_{OUT_CAL} = 1.969 * V_{INP} – V_{INN} + 0.031 * 3 = 2692 mV.

Measured V_{OUT} =2700 mV, get offset value for V_{OUT_OFFSET} = V_{OUT} - V_{OUT_CAL} = 8 mV

2. Input **100** for DAC0 by Tera Term.

   Measured V_{INN} = 3248 mV, V_{INP} = 3023 mV, V_{PREF} = 73 mV.

   Calculated V_{OUT_CAL} = V_{OUT_OFFSET} + 1.969 * V_{INP} – V_{INN} + 0.031 * 73 = 2714 mV.

   Measured V_{OUT} = 2712 mV.

   The measured value fits the calculated value.

3. Input **200** for DAC0 by Tera Term.

   Measured V_{INN} = 3249 mV, V_{INP} = 3030 mV, V_{PREF} = 155 mV.

   Calculated V_{OUT_CAL} = V_{OUT_OFFSET} + 1.969 * V_{INP} – V_{INN} + 0.031 * 155 = 2730 mV.

   Measured V_{OUT} = 2728 mV.

   The measured value fits the calculated value.

According to calculation and measurement, the results are reasonable and fit Equation 6.

7 Revision history

Rev.	Date	Description
0	11 January 2022	Initial release
1	26 May 2022	Replaced LPC553x with LPC553x/LPC55S3x

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μVision, Versatile — are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

Airfast — is a trademark of NXP B.V.

Bluetooth — the Bluetooth wordmark and logos are registered trademarks owned by Bluetooth SIG, Inc. and any use of such marks by NXP Semiconductors is under license.

Cadence — the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All rights reserved worldwide.

CodeWarrior — is a trademark of NXP B.V.

ColdFire — is a trademark of NXP B.V.

ColdFire+ — is a trademark of NXP B.V.

EdgeLock — is a trademark of NXP B.V.

EdgeScale — is a trademark of NXP B.V.

EdgeVerse — is a trademark of NXP B.V.

eIQ — is a trademark of NXP B.V.

FeliCa — is a trademark of Sony Corporation.

Freescale — is a trademark of NXP B.V.

HITAG — is a trademark of NXP B.V.

ICODE and I-CODE — are trademarks of NXP B.V.

Immersiv3D — is a trademark of NXP B.V.

I2C-bus — logo is a trademark of NXP B.V.

Kinetis — is a trademark of NXP B.V.

Layerscape — is a trademark of NXP B.V.

Mantis — is a trademark of NXP B.V.

MIFARE — is a trademark of NXP B.V.

MOBILEGT — is a trademark of NXP B.V.

NTAG — is a trademark of NXP B.V.

Processor Expert — is a trademark of NXP B.V.

QorIQ — is a trademark of NXP B.V.

SafeAssure — is a trademark of NXP B.V.

SafeAssure — logo is a trademark of NXP B.V.

StarCore — is a trademark of NXP B.V.

Synopsys — Portions Copyright © 2021 Synopsys, Inc. Used with permission. All rights reserved.

Tower — is a trademark of NXP B.V.

UCODE — is a trademark of NXP B.V.

VortiQa — is a trademark of NXP B.V.

Date of release: 26 May 2022

Document identifier: AN13508