1 Introduction

This application note introduces how to set up environment for i.MX RT1170 CM4 primary core case.

It covers the following IDE:

- MCUXpresso
- IAR
- KEIL

By default, CM7 core is primary core on i.MX RT1170. By fusing 960[12], we can switch to CM4 primary core and then the system boots from CM4 core.

i.MX RT1170 SDK only supports CM7 main core. This document is a supplement to provide basic environment for CM4 primary core case.

AN13574SW is tested by the tool version below:

- MCUXPRESSO 11.4.1
- IAR 9.20.2
- KEIL 5.36.0.0

2 Using MCUXpresso

For CM4 primary core in MCUXpresso, see AN13574SW.

NOTE

MCUXPresso IDE needs an initial state of the board to work for CM4 primary core case.

To set the environment, put the board in serial download mode (Set SW1 to OFF, OFF, OFF, OFF), connect USB cable to SDP port (USB1 port, J20), and execute AN_SWinit_cm4_xip\program.bat.

Switch to XIP boot mode (Set SW1 to OFF, OFF, ON, OFF), and the information appears on the console as below:

```
This is the init image to setup CM4 primary core environment.
```

Perform the settings only once before using MCUXpresso for CM4 primary core application on a board.

2.1 By DAP LINK

To run CM4 primary core hello world example in MCUXpresso, perform the following steps:

1. Install the SDK attached with this application note into MCUXPresso.
2. Import the multicore example. It includes a CM7 slave project and a CM4 master project.
3. Build the CM7 slave project.

4. Build the CM4 master project.

5. To load the project, select CM4 master project and press .

Both CM4 and CM7 are detected, and CM4 core stops at `main`, as shown in Figure 2.

6. To run CM4 core code, click . CM7 core stops at `main`, as shown in Figure 3.
7. Select CM7 project and run. The log is shown in console as below:

```
Hello World from the Primary Core!
Starting Secondary core.
The secondary core application has been started.
```

2.2 By JLink

To use JLink, first remove the jumper J6 and J7 on board.

The SEGGER version tested in this application note is v7.54b. To set flashloader in SEGGER for i.MX RT1170 CM4 primary core, perform the following steps:

1. Go to `<segger installation directory>\JLink\Devices\NXP`.
2. Create a folder called `iMXRT117x`.
3. Copy `AN_SW\example_mcuxpresso\MIMXRT117x_QuadSPI_4KB_SEC_Alias.FLM` in `AN13574SW` to `<segger installation directory>\JLink\Devices\NXP\iMXRT117x`.
4. Add text below to `<segger installation directory>\JLink\JLinkDevices.xml AN_SW\example_mcuxpresso\JLinkDevices.xml` in `AN13574SW`.

```xml
<Device>
  <ChipInfo>
    <Vendor>NXP</Vendor>
    <Name>MIMXRT1176xxxA_M4</Name>
    <Core>JLINK_CORE_CORTEX_M4</Core>
    <WorkRAMAddr>0x20000000</WorkRAMAddr>
    <WorkRAMSize>0x00008000</WorkRAMSize>
  </ChipInfo>
</Device>
```
For debugging, perform the following steps:

- Perform Step 1-5 in **By DAP LINK**.
- To exit debugging mode, click ![Exit Debugging](Image)
- Deselect **Reset before running**.

![Debugging Interface](Image)

**Figure 4.** Deselecting Reset before running

- To start debugging again, press ![Debugging](Image). As shown in **Figure 5**, CM4 project is loaded and stops at `main()`.
• To run the code, press 🔄.

• To start debugging, select CM7 project and press 🔄. By default, it works in attach mode. Both the two cores are in debugging.

3 Using IAR

There is an example in AN13574SW for CM4 primary core in IAR. Use this example for the operation below.
3.1 By DAP LINK

To run CM4 primary core hello world example in IAR, perform the following steps:

1. Open and build CM7 slave project.
2. Open and build CM4 master project.
3. In CM4 primary project, launch the project. Both cores are detected and stop at main().

4. Run CM4 project, and both cores start running.

3.2 By JLink

To use JLink, perform the following steps:

- Back up iMXRT_1170.dmac in <IAR installation path>/arm/config/debugger/NXP.
- Back up FlashIMXRT1170_FlexSPI.mac in <IAR installation path>/arm/config/flashloader/NXP.
- Copy AN_SW\example_iar\iMXRT_1170.dmac in AN13574SW to <IAR installation path>/arm/config/debugger/NXP.
- Copy AN_SW\example_iar\FlashIMXRT1170_FlexSPI.mac in AN13573SW to <IAR installation path>/arm/config/flashloader/NXP.

Perform the following steps:

1. Remove the jumper J6 and J7 on board.
2. Switch the debugger to be JLink in the example projects.

3. Build, download, and run CM4 project.

4. Build and attach CM7 project (from IAR -> Project).

![Attaching CM7 debug session](image)

Figure 9. Attaching CM7 debug session

5. If necessary, press the code stop where it is running.

4 Using KEIL

There is an example in AN13574SW for CM4 primary core in KEIL. Use this example for the operation below.

Keil also needs an initial board state for first image download. For details, see Note in Using MCUXpresso.

4.1 By DAP LINK

1. Open and build CM7_slave project.

2. Open and build CM4_primary project.

3. Launch CM4_primary debug session and run the code. It stops at main().

![Starting CM4 debug session](image)

Figure 10. Starting CM4 debug session

4. To attach CM7_slave debug session, click the attach button.

![Attach to Running Target](image)
4.2 By JLink

To use JLink, remove the jumpers J6 and J7 on board.

Switch the debugger setting in the example to be JLink.

For debugging, follow Steps 1 - 4 in By DAP LINK.

5 Revision history

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>24 February 2022</td>
<td>Initial release</td>
</tr>
</tbody>
</table>
Limited warranty and liability — Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.