### Abstract

This application note presents an NXP FS84/FS85 PMIC solution for TI Sitara AM2634-Q1 and AM2732-Q1 MCUs. It introduces key FS85 features and functions that work with TI MCUs, including power trees, software initialization, and functional safety. Detailed connections between Sitara devices and NXP PMICs are also highlighted.
1 Introduction

This application note presents an NXP FS84/FS85 PMIC solution for TI Sitara AM2634-Q1 and AM2732-Q1 MCUs. It introduces key FS85 features and functions that work with TI MCUs, including power trees, software initialization, and functional safety. Detailed connections between Sitara devices and NXP PMICs are also highlighted.
2 FS85 PMIC family

The FS85 PMIC family is a group of automotive, functionally safe multi-output power supply integrated circuits. It includes multiple switch-mode and linear-voltage regulators, and enhanced safety features with fail-safe outputs. These features qualify each FS85 family PMIC (power management integrated circuit) for use as a full part of a safety-oriented system, up to ASIL (automotive safety integrity level) D.

FS84 and FS85 PMICs offer scalability in power and safety. These devices are developed in compliance with the ISO (International Organization for Standardization) 26262 standard and are qualified according to AEC-Q100 requirements. FS84 is fit for ASIL B level systems, and FS85 is for ASIL D systems.

The FS85 family PMICs support customized OTP (one-time programmable) definition to fit power and safety requirements for processors and peripherals.

Key features:

- 60 V maximum input voltage for automotive and truck markets
- Multiple SMPs and LDOs
- Standby OFF mode with very low sleep/Low-power OFF mode current (10 µA)
- 32-bit SPI and IDC interfaces with CRC (cyclic redundancy check)
- Fit for ASIL D / ASIL B with independent safety monitoring unit

---

![Figure 1. FS84/FS85 block diagram](image-url)
3 TI Sitara AM2634-Q1 and AM2732-Q1 MCU

TI Sitara AM2634-Q1 and AM2732-Q1 MCUs are Arm-based microcontrollers targeted for automotive applications.

The AM2634-Q1 is built to meet complex real-time processing needs. It consists of four 400 MHz Arm Cortex-R5F cores. The multiple Arm cores can be optionally programmed to run with a lock-step option to meet system requirements up to ASIL D. It can address automotive applications such as traction inverters, onboard chargers, DC-DC converters, and battery management systems.

The AM2732-Q1 is a highly integrated, high-performance microcontroller based on two Arm Cortex-R5F cores and a C66x floating-point DSP core. The AM2732-Q1 targets automotive audio, traffic monitoring, and machine vision applications, with hardware integrity up to ASIL B.

AM2634-Q1 and AM2732-Q1 MCU have similar power supply requirements that call for 1.2 V, 1.8 V and 3.3 V. The AM2634-Q1 integrates on-die LDOs to generate 1.8 V.
<table>
<thead>
<tr>
<th>Power rail</th>
<th>AM2634-Q1</th>
<th>AM2732-Q1</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Relevant powered domain</td>
<td>Current requirement / mA(max)</td>
</tr>
<tr>
<td>1.2 V</td>
<td>core digital and SRAMs</td>
<td>2500</td>
</tr>
<tr>
<td>1.8 V</td>
<td>digital I/O, PLL, ADC, analog</td>
<td>Supplied by on-die LDO</td>
</tr>
<tr>
<td>3.3 V</td>
<td>digital I/O</td>
<td>200</td>
</tr>
</tbody>
</table>
4 System power solution

The FS85 family PMICs can fully meet the power supply and functional safety requirements of the AM2634-Q1 and the AM2732-Q1 MCU. Table 2 contains recommended FS85/FS84 part numbers for the listed Sitara devices. FS8510DK and FS8410G6 are pin-to-pin compatible. For detailed OTP configurations, refer to the FS84/FS85 data sheet. If needed, contact a local NXP representative to obtain the data sheet.

A customer could define their own FS84 or FS85 OTP configuration, if the part listed in Table 2 does not meet their requirements.

Table 2. Power solution selection table

<table>
<thead>
<tr>
<th>PMIC</th>
<th>FS85</th>
<th>FS84</th>
</tr>
</thead>
<tbody>
<tr>
<td>Part number</td>
<td>SC33FS8510DK</td>
<td>MC33FS8410G6</td>
</tr>
<tr>
<td>ASIL</td>
<td>ASIL D</td>
<td>ASIL B</td>
</tr>
<tr>
<td>Watchdog</td>
<td>challenger WD</td>
<td>simple WD</td>
</tr>
<tr>
<td>Voltage monitoring (VMONx)</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>Battery support</td>
<td>12 V and 24 V</td>
<td>12 V and 24 V</td>
</tr>
<tr>
<td>Package</td>
<td>HVQFN56</td>
<td>HVQFN56</td>
</tr>
<tr>
<td>Fit for Ti Sitara MCU</td>
<td>AM2634-Q1</td>
<td>AM2732-Q1</td>
</tr>
</tbody>
</table>

4.1 Power tree

FS85 devices have a wide input voltage range to allow support of 12 V battery and 24 V battery systems. Figure 2 shows the FS8510DK power solution for an AM2634-Q1 based system. Both MCU and peripherals could be fully powered by FS85, simplifying system design and saving PCB space. $V_{pre}$ is a battery-connected buck that needs an external MOSFET to generate the 5 V needed for inputs of other low-voltage regulators.
This could help with noise reduction when used with a software algorithm in radar applications. FS85 supports an external clock synchronization function for switching regulators.

Figure 3 illustrates an FS84 design for AM2732-Q1. FS8410G6 and MFS8416AMBP5 have the same power rails and output voltage, but their packages are different. FS84/FS85 supports an external clock synchronization function for switching regulators. This could help with noise reduction when used with a software algorithm in radar applications.

Figure 3. MC33FS8410G6 and MFS8416AMBP5 design for AM2732-Q1
4.2 PMIC and Sitara MCU connections

Table 3. FS85 / FS84 and Sitara MCU connections

<table>
<thead>
<tr>
<th>Domain</th>
<th>Sirata MCU</th>
<th>FS85</th>
<th>FS84</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power supply</td>
<td>1.2 V</td>
<td>BUCK1</td>
<td>BUCK1</td>
<td>1.2 V power domain</td>
</tr>
<tr>
<td></td>
<td>1.8 V</td>
<td>NA</td>
<td>BUCK3</td>
<td>1.8 V power domain</td>
</tr>
<tr>
<td>Functional safety</td>
<td>3.3 V</td>
<td>BUCK3</td>
<td>Vpre</td>
<td>3.3 V power domain</td>
</tr>
<tr>
<td></td>
<td>Error signaling</td>
<td>FCCU</td>
<td>NA</td>
<td>FS85 monitors Sitara fault through FCCU pin</td>
</tr>
<tr>
<td>Power-on reset</td>
<td>PGOOD</td>
<td>PGOOD</td>
<td></td>
<td>FS84 / FS84 PGOOD indicates power good from regulators</td>
</tr>
<tr>
<td>Warm reset</td>
<td>RSTB</td>
<td>RSTB</td>
<td></td>
<td>Warm reset connection</td>
</tr>
<tr>
<td>GPIO</td>
<td>FS0B</td>
<td>FS0B</td>
<td></td>
<td>ECU system safe sate control</td>
</tr>
<tr>
<td>Digital I/O</td>
<td>NA</td>
<td>Wake1</td>
<td>Wake1</td>
<td>PMIC wake-up signal that connects to ignition signal</td>
</tr>
<tr>
<td></td>
<td>NA</td>
<td>Wake2</td>
<td>Wake2</td>
<td>PMIC wake-up signal that connects to external CAN transceiver INH signal</td>
</tr>
</tbody>
</table>

4.3 FS84 / FS85 initialization

See Figure 4 for the FS84/FS85 initialization process. During initialization, the Sitara MCU can write to registers in FS85/FS84, or read their configurations through SPI or I²C. All FS85 and FS84 devices are software compatible.

From a functional safety point of view, FS84/FS85 have integrated hardware-ready safety mechanisms. The MCU need not participate in fault diagnosis, but needs only to check the PMIC diagnosis from a PMIC register and report the fault.

NXP provides free generic software drivers for FS84/FS85. Vector also provides qualified FS85 Autosar drivers. Contact an NXP representative for details.
Figure 4. FS84 / FS85 initialization process
5 Functional safety

The FS85 family PMIC development rules, processes, and tools are certified to be compliant with the ISO 26262 standard. They have the same functional safety architecture and safety mechanisms for single-point-fault and latent-fault diagnosis and reaction. A dedicated functional safety state machine that controls all safety aspects is integrated into these NXP PMICs. This is called the fail-safe state machine. See Figure 2 for functional safety interconnections between the PMIC and the Sitara MCU.

The voltage monitor provides independent supervision for undervoltage and overvoltage detection by FS85/FS84 regulators. Analog built-in self-test and logic built-in self-test (ASIL D only) are implemented within the PMIC for latent-fault diagnosis. These features remove any need for Sitara to take part in PMIC fault diagnosis, which can save Sitara MCU resources and reduce system complexity.

Figure 5. Functional safety block diagram

FS84/FS85 devices integrate watchdog functionality, which can monitor the Sitara MCU through the SPI interface. The PMIC FCCU pins can be connected to the error signaling output from the Sitara MCU. See Figure 6 for recommended FCCU connections. When the PMIC detects an AM2634 watchdog failure or error signal, it can reset the MCU with the RSTB pin and/or set the system into safe state through the FS0B pin.

Figure 6. FCCU connections
6 Reference resources

[1] FS84 webpage includes documentation and tools (Datasheet, Safety Manual, FMEDA, SW driver)

[2] FS85 webpage includes documentation and tools (Datasheet, Safety Manual, FMEDA, SW driver)

[3] Power Management Community

7 Legal information

7.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

Suitability for use in automotive applications (functional safety) — This NXP product has been qualified for use in automotive applications. It has been developed in accordance with ISO 26262, and has been ASIL classified accordingly. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer’s incorporation of any product in a Critical Application.

7.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.
## Tables

<table>
<thead>
<tr>
<th>Tab. 1.</th>
<th>AM2634-Q1 and AM2732-Q1 power supply requirements ......................................................6</th>
</tr>
</thead>
<tbody>
<tr>
<td>Tab. 2.</td>
<td>Power solution selection table ........................................................................7</td>
</tr>
<tr>
<td>Tab. 3.</td>
<td>FS85 / FS84 and Sitara MCU connections .......................................................9</td>
</tr>
</tbody>
</table>
AN13798

NXP PMIC solution for TI Sitara AM2x series MCU

Figures

Fig. 1. FS84/FS85 block diagram .........................4
Fig. 2. SC33FS8510DK design for AM2634-Q1 ...........8
Fig. 3. MC33FS8410G6 and MFS8416AMBP5 design for AM2732-Q1 ......................................8
Fig. 4. FS84 / FS85 initialization process ................10
Fig. 5. Functional safety block diagram ..................11
Fig. 6. FCCU connections ......................................11
Contents

1 Introduction .................................................................. 3
2 FS85 PMIC family ...................................................... 4
3 TI Sitara AM2634-Q1 and AM2732-Q1 MCU ............... 5
4 System power solution ................................................ 7
  4.1 Power tree ............................................................. 7
  4.2 PMIC and Sitara MCU connections ....................... 9
  4.3 FS84 / FS85 initialization .................................... 9
5 Functional safety ........................................................ 11
6 Reference resources .................................................. 12
7 Legal information ....................................................... 13