AN13832

Switch matrix usage on LPC86x Rev. 0 — 10 May 2023

Application note

Document Information

Information	Content
Keywords	LPC86x, GPIO
Abstract	The switch matrix is a feature which can flexibly assign the internal signals to external pins. Most digital functions can be assigned to any GPIO pins by the switch matrix.



1 Introduction

The switch matrix is a feature which can flexibly assign the internal signals to external pins. Most digital functions can be assigned to any GPIO pins by the switch matrix. The switch matrix can be configured to movable or fixed-pin functions. You can use this feature to assign different functions to external pins according to your requirements.

2 Switch matrix configuration

The switch matrix can assign pins using movable or fixed-pin functions. Most functions can be assigned through the switch matrix to any external pin, except for the power-supply voltage and ground. These functions are called movable functions.

There are also some functions can only be assigned to a particular external pin, such as XTALIN/XTALOUT or some analog peripheral functions. These functions are called fixed-pin functions.




Figure 1 shows the functional blocks of the switch matrix.

2.1 Movable functions

Most peripherals' functions can be assigned to any external pin, such as UART. <u>Figure 2</u> shows how to assign the U0_RXD and U0_TXD functions to external pins.

- 1. Decide which GPIO pin would be used as U0_RXD and U0_TXD. <u>Figure 2</u> shows that PIO0_12 and PIO0_8 will be connected to U0_RXD and U0_TXD.
- The XTALIN was assigned to PIO0_8 by a fixed-pin function. It is necessary to set the PINENABLE0 bit 10 = 1 to confirm that the XTALIN function was disabled.
- 3. Find the pin assign register 0, which was used to configure the UART0 function pins. Set the PINASSIGN0 bits 7:0 = 0x8 and the PINASSIGN0 bits 15:8 = 0xC.

NXP Semiconductors

AN13832

Switch matrix usage on LPC86x




Table 1. Movable pin assignment register

Bit	Symbol	Description	Reset value
7:0	U0_TXD_O	U0_TXD function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (= 0x20) to PIO1_21(= 0x35).	0xFF
15:8	U0_RXD_I	U0_RXD function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (= 0x20) to PIO1_21(= 0x35).	0xFF
23:16	U0_RTS_O	U0_RTS function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (= 0x20) to PIO1_21(= 0x35).	0xFF
31:24	U0_CTS_I	U0_CTS function assignment. The value is the pin number to be assigned to this function. The following pins are available: PIO0_0 (= 0) to PIO0_31 (= 0x1F) and from PIO1_0 (= 0x20) to PIO1_21(= 0x35).	0xFF

AN13832 Application note The switch matrix can make one digital output function control one or more digital inputs by setting the same pin number in the PINASSIGN register bit fields for the output and inputs.

For example, you can assign U0_RXD and U0_TXD to PIO0_1 by setting the PINASSIGN0 bits 7:0 = 0x1 and bits 15:8 = 0x1. The UART0 loopback mode can be tested without an external pin connection.




Figure 3. Switch matrix usage example


The switch matrix can also connect one input signal on a pin to multiple internal inputs by setting the same pin number in more than one PINASSIGN register.

But the switch matrix cannot connect more than one output or bi-directional function to a pin, as shown in Figure 4.

The PIO0_4 pin triggers a wakeup from a deep power-down mode. If the part must wake up from a deep powerdown mode via an external pin, do not assign any movable functions to this pin.

AN13832

Switch matrix usage on LPC86x



2.2 Fixed-pin functions

As shown in <u>Figure 1</u>, there are also some peripherals functions that cannot be assigned to movable pins. They require pins with special characteristics and cannot be moved to other physical pins. These functions are mapped to a fixed port pin, such as oscillator pins and analog peripherals.

When you want to assign these functions to fixed external pins, you can set the PINENABLE register to enable the function pin.

For example, if you want to enable the ACMP_I2 function, set the PINENABLE0 bit 1 = 0 and ACMPI_2 will be connected to PIO0_1.

Bit	Symbol	Value	Description	Reset value
1	ACMP_I2		ACMP_I2 function select	1
		0	ACMP_I2 enabled on pin PIO0_1	
		1	ACMP_I2 disabled	
2	ACMP_I3		ACMP_I3 function select.	1
		0	ACMP_I3 enabled on pin PIO0_14.	
		1	ACMP_I3 disabled.	
3	ACMP_I4		ACMP_I4 function select.	1
		0	ACMP_I4 enabled on pin PIO0_23.	

Bit	Symbol	Value	Description	Reset value
		1	ACMP_I4 disabled.	
4	ACMP_I5		ACMP_I5 function select.	1
		0	ACMP_I5 enabled on pin PIO0_30.	
		1	ACMP_I5 disabled.	

Table 2. Fixed-pin configuration register...continued

2.3 FlexTimer pin assignment

The FlexTimer functions can be assigned to some particular pins using the switch matrix. As shown in <u>Table 3</u>, each FlexTimer function has four pin selections and these selections can assign functions to the particular pins. You can select which pin is connected to the FlexTimer function by programming the FlexTimer pin-assign register (FTM_PINASSIGN0) bits.

As shown in <u>Table 4</u>, every two bits in the FTM_PINASSIGN0 register can configure one FlexTimer function pin. The bit value corresponds to the selection number in <u>Table 3</u>. If the FTM_PINASSIGN0 bit is 1:0 = 0x00, the selection number is 0.

For example, if you need to connect FTM0_CH0 to PIO1_1, you can set the FTM_PINASSIGN0 bits 3:2 = 0x01.

Function name	Туре	Selection 0	Selection 1	Selection 2	Selection 3
FTM0_EXTCLK	1	P0_24	P0_30	-	Not connected
FTM0_CH0	I/O	P0_17	P1_1	-	Not connected
FTM0_CH1	I/O	P0_18	P1_2	P0_16	Not connected
FTM0_CH2	I/O	P0_19	P1_3	P1_2	Not connected
FTM0_CH3	I/O	P0_20	P1_4	P0_27	Not connected
FTM0_CH4	I/O	P0_21	P1_5	P0_25	Not connected
FTM0_CH5	I/O	P0_22	P1_6	P0_24	Not connected
FTM0_FAULT0	1	P0_10	P1_7	P0_28	Not connected
FTM0_FAULT1	1	P0_11	P1_12	P1_3	Not connected
FTM0_FAULT2	1	P0_13	P1_13	-	Not connected
FTM0_FAULT3	1	P0_23	P1_14	-	Not connected
FTM1_EXTCLK	1	P0_25	P0_29	-	Not connected
FTM1_CH0	I/O	P0_15	P1_8	-	Not connected
FTM1_CH1	I/O	P0_16	P1_9	-	Not connected
FTM1_CH2	I/O	P0_26	P0_31	-	Not connected
FTM1_CH3	I/O	P0_27	P1_0	-	Not connected
FTM1_QD_PHA	1	P0_24	P0_29	-	Not connected
FTM1_QD_PHB	1	P0_25	P0_30	-	Not connected

Table 3. FlexTimer pin assignments

Switch matrix usage on LPC86x

Bit	Symbol	Description	Reset value
1:0	FTM0_EXTCLK	Assign movable function FTM0_EXTCLK	0xFF
		00 = Selection 0 function pins	
		01 = Selection 1 function pins	-
		10 = Selection 2 function pins	
		11 = Selection 3 function pins	-
		See Table 126 "Flextimer pin assignments"	-
3:2	FTM0_CH0	Assign movable function FTM0_CH0	0xFF
5:4	FTM0_CH1	Assign movable function FTM0_CH1	0xFF
7:6	FTM0_CH2	Assign movable function FTM0_CH2	0xFF
9:8	FTM0_CH3	Assign movable function FTM0_CH3	0xFF
11:10	FTM0_CH4	Assign movable function FTM0_CH4	0xFF
13:12	FTM0_CH5	Assign movable function FTM0_CH5	0xFF
15:14	FTM0_FAULT0	Assign movable function FTM0_FAULT0	0xFF
17:16	FTM0_FAULT1	Assign movable function FTM0_FAULT1	0xFF
19:18	FTM0_FAULT2	Assign movable function FTM0_FAULT2	0xFF
21:20	FTM0_FAULT3	Assign movable function FTM0_FAULT3	0xFF
23:22	FTM1_EXTCLK	Assign movable function FTM0_EXTCLK	0xFF
25:24	FTM1_CH0	Assign movable function FTM1_CH0	0xFF
27:26	FTM1_CH1	Assign movable function FTM1_CH1	0xFF
29:28	FTM1_CH2	Assign movable function FTM1_CH2	0xFF
31:30	FTM1_CH3	Assign movable function FTM1_CH3	0xFF

Table 4. FlexTimer assignment register

3 Revision history

Table 5 summarizes the revisions to this document.

AN13832 Application note

Switch matrix usage on LPC86x

Table 5. Revision history

Revision number	Date	Substantive changes
0	10 May 2023	Initial release

AN13832

Switch matrix usage on LPC86x

Legal information

4.1 Definitions

Draft - A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

4.2 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products - Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security - Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. - NXP B.V. is not an operating company and it does not distribute or sell products

4.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AN13832

Switch matrix usage on LPC86x

Contents

2
2
5
6
7
9

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© 2023 NXP B.V.

All rights reserved.

For more information, please visit: http://www.nxp.com

Date of release: 10 May 2023 Document identifier: AN13832