**Abstract**

This application note presents how to use NXP power management integrated circuit (PMIC) FS86, PF82, PF52, PF5020 to power the TI TDA4VM processor system.
## Revision history

<table>
<thead>
<tr>
<th>Rev</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>v.1.0</td>
<td>20230317</td>
<td>Initial version</td>
</tr>
</tbody>
</table>

All information provided in this document is subject to legal disclaimers.

© 2023 NXP B.V. All rights reserved.
1 Scope of the document

This application note shows the power solution using NXP power management integrated circuit (PMIC) FS86, PF82, PF52, PF5020 to power TI TDA4VM devices. Users learn how to use NXP PMICs to accomplish the power solution design including power rails configuration and functional safety features. This application note also provides a general description of the functional safety interconnection between NXP PMICs and TDA4VM.

2 TDA4VM and NXP PMIC overview

The TDA4VM is a high-performance smart-processing platform targeted at ADAS and Autonomous Vehicle (AV) applications. Given the high number of power rails required, TDA4VM systems present challenging power management demands. These conditions are further complicated by the need to meet the system functional safety requirements. NXP's flexible Power Management ICs (PMIC) offer a total power solution that fully meets TDA4VM power and safety requirements in a way that simplifies design and development.
**Figure 1. TDA4 block diagram**

BYLink system power platform facilitates the design of safe power management systems thanks to a portfolio of configurable and linkable devices. It simplifies complex power supply subsystems into a single smart solution. This allows system level safety integration. BYLink is a simple and effective way to enable complex applications such as ADAS and zone controllers. BYLink platform includes High-voltage PMICs and Low-voltage PMICs, PMICs that can be directly connected to Vbat are High-voltage PMICs or System Basic Chips (SBCs). PMICs that can be connected to maximum 5.5V Vin are Low-voltage PMICs.
NXP provides a complete portfolio of safety PMICs with embedded system features. FS86, FS85, FS56, and VR5510 can be selected as options of the High-Voltage PMIC. PF PMICs such as PF8x00, PF5200, PF502x Low-Voltage PMICs have similar design structure and are defined to work together in system by logic connection and power companion.

### 3 TDA4VM power solution introduction

To implement the NXP power solution for TDA4VM, the high-voltage PMIC FS86 working with low-voltage PMICs PF82, PF52, and PF5020 solution is suitable for TDA4VM total system in automotive ADAS or Autonomous driving application.

Figure 3 shows the block diagram of NXP power solution for TDA4VM system. The FS86 integrates a battery connected HV BUCK controller with external FETs and the current capability can achieve 15 A. This HV BUCK can be used as the power supply input of PF PMICs, and FS86 also supplies power to the TDA4VM safety MCU. PF PMICs supply power to the main power domain of the processor to achieve the isolation between the MCU and main power domain.
4 Power up and power down sequence

Table 1 shows the design parameters of NXP PMICs for TDA4VM solution including detailed PMIC power tree configurations, power up sequences and current capability of each regulator.

Table 1. The design parameters of FS860+PF82+PF52+PF5020 for TDA4VM solution

<table>
<thead>
<tr>
<th>Device</th>
<th>PMIC Regulator</th>
<th>Voltage(V)</th>
<th>Max load(A)</th>
<th>TDA4 System Power rails</th>
<th>Timer Stamp</th>
</tr>
</thead>
<tbody>
<tr>
<td>FS8600</td>
<td>VPRE</td>
<td>5</td>
<td>15</td>
<td>PF PMIC input</td>
<td>PRE</td>
</tr>
<tr>
<td></td>
<td>SW1</td>
<td>0.85</td>
<td>2.5</td>
<td>VDDAR_MCU, VDD_MCU</td>
<td>T3</td>
</tr>
<tr>
<td></td>
<td>LDO1</td>
<td>1.8</td>
<td>0.4</td>
<td>VDDSHx_MCU (1.8V)</td>
<td>T1</td>
</tr>
</tbody>
</table>

Figure 3. NXP power solution for TI TDA4
Table 1. The design parameters of FS86+PF82+PF52+PF5020 for TDA4VM solution...continued

<table>
<thead>
<tr>
<th>Device</th>
<th>PMIC Regulator</th>
<th>Voltage(V)</th>
<th>Max load(A)</th>
<th>TDA4 System Power rails</th>
<th>Timer Stamp</th>
</tr>
</thead>
<tbody>
<tr>
<td>External</td>
<td>LDO</td>
<td>3.3</td>
<td>0.4</td>
<td>VDDSHx_MCU(3.3V)</td>
<td>T0</td>
</tr>
<tr>
<td></td>
<td>LDO</td>
<td>1.8</td>
<td>0.1</td>
<td>VDDA_x</td>
<td>T1</td>
</tr>
<tr>
<td>PF8200</td>
<td>SW1-4</td>
<td>0.8</td>
<td>10</td>
<td>VDD_CPU(AVS)</td>
<td>T2</td>
</tr>
<tr>
<td></td>
<td>SW5</td>
<td>1.8</td>
<td>2.5</td>
<td>LPDDR4_1.8V</td>
<td>T1</td>
</tr>
<tr>
<td></td>
<td>SW6</td>
<td>0.8</td>
<td>2.5</td>
<td>VDDA_0P8_PLLs/DLLs</td>
<td>T2</td>
</tr>
<tr>
<td></td>
<td>SW7</td>
<td>3.3</td>
<td>2.5</td>
<td>System_3.3V</td>
<td>T0</td>
</tr>
<tr>
<td></td>
<td>LDO1</td>
<td>1.8/3.3</td>
<td>0.4</td>
<td>VDDSHV5</td>
<td>T0</td>
</tr>
<tr>
<td></td>
<td>LDO2</td>
<td>3.3</td>
<td>0.4</td>
<td>VDDA_3P3_USB</td>
<td>T0</td>
</tr>
<tr>
<td></td>
<td>LDO3</td>
<td>1.8</td>
<td>0.4</td>
<td>VDDA_1V8_PLLs</td>
<td>T1</td>
</tr>
<tr>
<td></td>
<td>LDO4</td>
<td>1.8</td>
<td>0.4</td>
<td>VDDS_MMC0</td>
<td>T1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VPP_x(EFUSE)</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PF5200</td>
<td>SW1-2</td>
<td>0.8</td>
<td>16</td>
<td>VDD_CORE</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VDDA_0P8_PHYs</td>
</tr>
<tr>
<td>PF5020</td>
<td>SW1</td>
<td>0.85</td>
<td>2.5</td>
<td>VDDAR_CPU</td>
<td>T3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>VDDAR_CORE</td>
</tr>
<tr>
<td></td>
<td>SW2</td>
<td>1.1</td>
<td>2.5</td>
<td>VDDS_DDR_x</td>
<td>T3</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LPDDR4_1.1V</td>
</tr>
<tr>
<td></td>
<td>SWND1</td>
<td>3.3</td>
<td>2.5</td>
<td>VDDSHVx</td>
<td>T0</td>
</tr>
<tr>
<td></td>
<td>LDO1</td>
<td>1.8</td>
<td>0.4</td>
<td>VDDA_1P8_PHYs</td>
<td>T1</td>
</tr>
</tbody>
</table>

This section also describes power supply sequencing required to ensure proper device operation. Figure 4 shows the main power up sequence when using NXP PMICs to power a TDA4VM system with isolate MCU and Main voltage domains.
NXP PMICs feature a built-in one-time programmable (OTP) memory that stores key startup configurations. Users define the OTP configuration based on their specific application requirements. The default sequence slot for PMICs are programmed via the OTP configuration registers. The sequence slot includes time base and time slot to realize flexible power up/power down sequence configuration.

NXP PMICs feature a dedicated functional block for synchronizing power up sequences from multiple PMICs. XFAILB is a bidirectional pin with an open drain output used to synchronize the power up and power down sequences of multiple PMICs. XFAILB of FS86 should be connected directly to the XFAILB pin of the PF PMICs.
Wake1 of FS86 can be connected with ignition signal and wake2 can be connected with CAN PHY wake up signal. When FS86 is awakened, VPRE BUCK powers up first. As VIN and PWRON of PF PMICs are connected with FS86 VPRE output, the PF devices start up when PWRON is pulled high. PF PMIC regulators and FS86 LV regulators start up following the power up sequence as defined in OTP. FS86 RSTB pin connected with TDV4VM processor MCU_POR and PORz pins are released at the end of the power sequence if all the power rails turn on with no fault. RSTB release delay can be added to accommodate the processor requirement asking for voltage supply stabilization before RSTB is released. The default power down sequence is the power up reverse order, and a specific power down sequence can also be performed through the I2C command.

5  Functional safety

Functional safety is normally required for ADAS or autonomous driving applications. The FS86 is an ASIL-D-ready SBC, and PF52, PF82 and PF5020 are ASIL-B-ready devices. The NXP PMICs listed here are developed in compliance with the IOS26262 standard, and are appropriate for this architecture.
**Independent voltage monitoring and fault detection**: PMICs feature independent fault monitoring per regulator. Three types of faults (undervoltage (UV), overvoltage (OV), and current limit (ILIM)) are monitored by the PMIC fault monitor block. The PMIC can indicate the output state per regulator through PGOOD.

**I2C CRC and write protection**: I2C secure write protection protects the secure registers against faulty operation using a dedicated safety mechanism.

**Analog built-in self-test (ABIST)**: When power to the system is turned on, the PMICs automatically test all output voltage monitors prior to the power up sequence. ABIST checks the state of the voltage monitoring block (OV/UV) per regulator, whether it's normal or not. If a failure on the OV/UV monitor is detected during ABIST, the PMIC asserts the corresponding ABIST flags.

**VIN OVLO function**: All NXP PMICs feature a Voltage In, Over Voltage Lockout (VIN_OVLO) circuit to monitor the main input supply of the PMIC. The PMIC monitors its input voltage, and can initiate a power down sequence when a VIN_OVLO is detected in the system.

---

**Figure 6** shows the recommended functional signal connections between PMIC and TDA4VM processor. The FS86 family and PF series devices implement embedded safety mechanisms that include the functional safety features as follows:

- **Power supply**
- **Voltage Monitor**
- **Watchdog Module**
- **FCCU**
- **RSTB**
- **PGOOD**
- **ERRMON**
- **PMONx**
- **FSOB**
- **Power Supply**
- **Watchdog Module**
- **MCU_SAFETY_ERRORn**
- **MCU_PORz**
- **GPIO**
• **Functional safety output**: When a critical fault is detected by the PMIC, such as an incorrect regulator output or watchdog (WD) failure, the Fail-Safe Output 0 (FS0B) pin from FS86 is used to transition the system into a safe state.

• **Logic build-in self-test (LBIST, FS86 only)**: LBIST verifies the correct functionality of the safety logic monitoring. FS86 performs LBIST after power on or upon wakeup from Standby mode.

• **External voltage monitor (FS86 only)**: The FS86 can monitor up to ten voltages, including FS86 supply rails or system PF device regulators. Depending on the safety requirements, voltage monitoring (VMON) can be used to monitor PF device(s), to reach the ASIL-D safety level for the system.

• **MCU failure monitoring (FS86 only)**: The FS86 features two input pins (FCCU1/2) in charge of monitoring hardware failures of the safety MCU. Fault Collection and Control Unit (FCCU) pins can be connected to the Fault output I/O of MCU. When the FS86 detects a hardware failure from MCU through FCCU, the FS86 FS0B/RSTB pin can be asserted.

• **External IC monitoring (FS86 only)**: The FS86 features the ERRMON input pin, in charge of monitoring an external safety IC on the application.

• **Challenger watchdog monitoring (FS86 only)**: The challenger watchdog function is based on a question/answer strategy to monitor the safety MCU.

6 Optional power solution for TDA4VM

To use TI PMICs as the LV PMICs to supply the power to TDA4VM system, refer to the below power solution in Figure 7. FS86 VPRE can output 3.3 V/15 A as TI PMICs input, and FS86 BUCK1 and LDOs can be used to supply power to peripherals. The extended voltage monitoring capability of the FS86 (up to 10 VMONx) can be used to monitor and diagnose regulators in the system which can save the processor resources for monitoring these power rails. Figure 7 power solution has already been used in customer applications.
Figure 7. FS86 and TI PMICs supply power to TDA4VM system

7 References

1. FS86 product summary page: FS86 Safety System Basis Chip For Domain Controller, Fit For ASIL B and D | NXP Semiconductors
2. FS82 product summary page: PMIC for High-Performance Applications | NXP Semiconductors
3. PF52 product summary page: PF5200 | Dual-Channel PMIC for Automotive Application | NXP Semiconductors
4. PF5020 product summary page: PF5020 | Multi-Channel (5) PMIC for Automotive | NXP Semiconductors
5. BYLink System Power Platform: https://www.nxp.com/BYLink
8 Legal information

8.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

8.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability under any legal theory shall be limited to the greater of the amount paid by customer and the actual direct damages suffered by customer as a result of such damages.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer’s applications or products, or the application or use by customer’s third party customer(s). Customer is responsible for doing all necessary testing for the customer’s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer’s third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer’s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as “Critical Applications”), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys’ fees) that NXP may incur related to customer’s incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer’s applications and products. Customer’s responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer’s applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nix.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

8.3 Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.
Tables

Tab. 1. The design parameters of FS86+PF82+PF52+PF5020 for TDA4VM solution ......................................................... 6

Figures

Fig. 1. TDA4 block diagram .............................................. 4  Fig. 5. XFAILB connection between FS86 and Low Voltage PMICs ................................................. 9
Fig. 2. BYLink system power platform .................................. 5  Fig. 6. Functional signal connection between PMIC and TDA4VM ...................................................... 10
Fig. 3. NXP power solution for TI TDA4 ......................... 6  Fig. 7. FS86 and TI PMICs supply power to TDA4VM system ......................................................... 12
Fig. 4. TDA4VM primary power-up sequence, isolate MCU and main domains ..................................................... 8
## Contents

1. Scope of the document .................................3  
2. TDA4VM and NXP PMIC overview ......................3  
3. TDA4VM power solution introduction ...............5  
4. Power up and power down sequence ...............6  
5. Functional safety .........................................9  
6. Optional power solution for TDA4VM ..............11  
7. References ..................................................12  
8. Legal information ........................................13