

AN1727/D
Rev. 0.1, 6/2003

Designing PCI 2.1-Compliant
MPC106 Systems

by Raymond Parker
RISC Applications

Some PCI target devices are not compliant with specifications found in the PCI Local Bus Specification (Revision 2.1). This application note describes how to use the MPC106 to create well-designed PCI-based systems. The user should be familiar with the MPC106, the PCI Local Bus Specification, board layout, and routing concepts. The MPC106 PCI Bridge/Memory Controller provides a bridge between the Peripheral Component Interconnect (PCI) bus and Freescale's MPC603e, MPC740, MPC750, MPC745, MPC755, MPC7400 and MPC7410 PowerPC™ host processors.

1 Descriptive Overview

The MPC106 has a single clock input (SYSCLK) that is used to clock the PCI interface. The PCI interface of the system must run in phase with this input. The PCI 2.1 specification allows the system designer to have flexibility of PCB layout so that all components on the PCI bus must have their PCI clocks routed within 2.0 ns of each other. This point, combined with the PCI 2.1 specification shown in Figure 1, which states that 0 ns input hold time is required, results in systems where the output hold requirement is 2.0 ns.




Figure 1. PCI 2.1 Specifications

In Figure 1, Device_2 has its clock shifted 2.0 ns requiring Device_1 to provide 2.0 ns output hold to meet Device_2's requirement of 0 ns input hold.

The MPC106 PCI Bridge has an output hold specification of 0.5 ns. To maximize the system design constraints with regard to PCI hold time, the PCI clock signal to the MPC106 should be delayed by 1.5 ns. with respect to the earliest PCI device. This will effectively place it a maximum of 0.5 ns in front of the last PCI device (see Figure 2).




Figure 2. MPC106 PCI Clock Skew

In this fashion, the output hold time of MPC106 (0.5 ns) combined with the 1.5 ns clock skew from the earliest PCI device (Device_1) provides a device shifted 2.0 ns with respect to Device_1 (that is, Device_2) to still “see” a 0 ns input hold.

Delaying the input clock to MPC106 with respect to other devices on PCI also results in a change in the amount of input hold time the MPC106 sees when these devices drive inputs to the MPC106 and provide the minimum 2.0 ns of hold time on their outputs. This is shown Figure 3.




Figure 3. Other Devices Driving to MPC106

In Figure 3, Device_1 is skewed -2.0 ns with respect to Device_2 (worst case PCI 2.1). Because the input hold requirement of MPC106 is -1.0 ns this allows for the MPC106 to be routed a maximum of 1.0 ns behind the farthest PCI device (Device_2).

Note also that to maintain the appropriate synchronized timing relationship between the processor module clocks and the MPC106 clock, when the clock signal to MPC106 is skewed, it may be necessary to skew the clocks to all of the other devices that are on the processor interface of MPC106 by the same amount. Additional hold time may also be provided on MPC106 outputs by using the 40ohm output drivers. This is accomplished by programming the MPC106 Output Drive Control Register (ODCR)—0x73. For more information, refer to *Addendum to MPC106 PCIB/MC User’s Manual*.

2 Example

A system has the components shown in Table 1. Note that Device_1 is a PCI device that requires 1.5 ns input hold time. The clock driver and layout of the board is such that the clock skew to all the PCI components can be kept to 1.0 ns.

Table 1. PCI Design Example Devices

	Input		Output	
	Setup	Hold	Valid	Hold
Device_1	7	1.5	11	2
Device_2	7	0	11	2
MPC106	7	-1	11	.5

3 Solution

Place components so that the device requiring the most hold time (Device_1) on inputs is the earliest PCI device (that is, has the shortest clock trace). Route the remaining device (Device_2) such that it is within the 1.0 ns window that can be achieved with this clock driver and layout. Route the MPC106 so that it is the latest PCI device, delaying the clock trace to it by 0.5–2.0 ns with respect to Device_2 (that is, the last device excluding the MPC106). This solution is shown in Figure 4. It can be seen in this example that the MPC106 provides 2.0 ns of output hold to the earliest device (Device_1) and that outputs from this device have the required -1.0 ns of hold time required by the MPC106.




Figure 4. PCI Example Routing Solution

4 Summary

By routing the PCI clock to MPC106 a maximum of 0.5 ns ahead of the farthest PCI device's clock and not more than 1.0 ns behind that device's clock it is possible to maximize the amount of hold time within a system layout. This window allows for the maximum amount of skew (2.0 ns) between all other PCI devices within the layout. To the extent that the other device's clock-to-clock skew can be

minimized, margin can be provided to devices in the system that require more input hold than the PCI 2.1 specified 0 ns.

5 Revision History

Table 2 shows the revision history of this document.

Table 2. Revision History

Revision Number	Changes
0.0	Initial release
0.1	Nontechnical reformatting



THIS PAGE INTENTIONALLY LEFT BLANK

Freescale Semiconductor, Inc.



THIS PAGE INTENTIONALLY LEFT BLANK



THIS PAGE INTENTIONALLY LEFT BLANK

Freescale Semiconductor, Inc.

How to Reach Us:

Home Page:

www.freescale.com

E-mail:

support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor
 Technical Information Center, CH370
 1300 N. Alma School Road
 Chandler, Arizona 85224
 +1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
 Technical Information Center
 Schatzbogen 7
 81829 Muenchen, Germany
 +44 1296 380 456 (English)
 +46 8 52200080 (English)
 +49 89 92103 559 (German)
 +33 1 69 35 48 48 (French)
support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd.
 Headquarters
 ARCO Tower 15F
 1-8-1, Shimo-Meguro, Meguro-ku,
 Tokyo 153-0064
 Japan
 0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd.
 Technical Information Center
 2 Dai King Street
 Tai Po Industrial Estate
 Tai Po, N.T., Hong Kong
 +800 2666 8080
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
 P.O. Box 5405
 Denver, Colorado 80217
 1-800-441-2447 or 303-675-2140
 Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

