Indirect Power Factor Correction for 3-Phase AC Motor Control with V/Hz Speed Open Loop Application Using a 56F80x Device

Design of a 56F80x MC PWM Module in Motor Control Applications

1. Introduction of Application Benefit

This Application Note describes the design of an Indirect Power Factor Correction (Indirect PFC) for 3-phase AC Motor V/Hz Speed Open Loop application. It is based on Freescale’s 56F80x Digital Signal Processor (DSC) which is dedicated for motor control applications.

Most practical electronic power supplies consist of a conventional single-phase full-bridge rectifier and filter stages. As is well-known, this type of circuit draws high current levels from the power line and produces a high level of harmonics. This harmonic distortion and low power factor (PF) reduce the maximum power available from the power lines and reduce the efficiency of the electrical supply networks. The European Normative EN 61000-3-2 defines the limits of the harmonic content of the input current for the power line supplied equipment. To meet these requirements, new designs require the use of an active power factor correction (PFC) at the input. The PFC emulates the ideal ohmic load by electronically controlling input current drawn from the line.

There are many specific ICs available on the market to do the PFC task. Those approach require additional electronic components, increasing the system cost and complexity. On the other hand, there is a way to implement PFC control through the...
device in addition to the main control tasks like motor control, etc. The use of a digital PFC replaces a number of ICs and reduces the system cost. Another benefit of the software implementation is easy modification without changing the hardware.

2. DSC Advantage and Features

The members of the 56F80x family are well suited for digital motor control, combining the DSP’s calculation capability with an MCU’s controller features on a single chip. These devices offer many peripherals, including Pulse-Width-Modulation (PWM) unit, Analog-to-Digital Converter (ADC), Timers, communication peripherals (SCI, SPI, CAN), on-board Flash and RAM.

The typical member of the family, the 56F805, provides the following peripheral blocks:

- Two Pulse Width Modulator modules (PWMA & PWMB), each with six PWM outputs, three Current Status inputs, and four Fault inputs, fault tolerant design with deadtime insertion, supports both Center- and Edge- aligned modes
- Twelve-bit Analog to Digital Convertors (ADCs), supporting two simultaneous conversions with dual 4-pin multiplexed inputs; ADC can be synchronized by PWM modules
- Two Quadrature Decoders (Quad Dec0 & Quad Dec1), each with four inputs, or two additional Quad Timers A & B
- Two dedicated General Purpose Quad Timers totalling 6 pins: Timer C with 2 pins and Timer D with 4 pins
- CAN 2.0 A/B Module with 2-pin ports used to transmit and receive
- Two Serial Communication Interfaces (SCI0 & SCI1), each with two pins, or four additional GPIO lines
- Serial Peripheral Interface (SPI), with configurable 4-pin port, or four additional GPIO lines
- Computer Operating Properly (COP) timer
- Two dedicated external interrupt pins
- Fourteen dedicated General Purpose I/O (GPIO) pins, 18 multiplexed GPIO pins
- External reset pin for hardware reset
- JTAG/On-Chip Emulation (OnCE)
- Software-programmable, Phase Lock Loop-based frequency synthesizer for the core clock
- Memory configuration
  - 32252 × 16-bit words of Program Flash
  - 512 × 16-bit words of Program RAM
  - 2K × 16-bit words of Data RAM
  - 4K × 16-bit words of Data Flash
  - 2K × 16-bit words of Boot Flash

Other than the fast Analog-to-Digital converter and 16-bit Quadrature Timers, the most interesting peripheral from a motor control point of view is the Pulse Width Modulation (PWM) module. Its configuration permits efficient control of AC motors.
The PWM has the following features:

- Three complementary PWM signal pairs, or six independent PWM signals
- Complementary channel operation
- Deadtime insertion
- Separate top and bottom pulse width correction via current status inputs or software
- Separate top and bottom polarity control
- Edge-aligned or center-aligned PWM signals
- 15-bits of resolution
- Half-cycle reload capability
- Integral reload rates from one to 16
- Individual software-controlled PWM output
- Programmable fault protection
- Polarity control
- 20-mA current sink capability on PWM pins
- Write-protectable registers

The AC Motor control utilizes the PWM block set in the complementary PWM mode, which configures the PWM output as a pair of complimentary channels.

3. **System Design Concepts**

The system has all of the basic characteristics of both Digital Power Factor Correction and 3-phase AC motor V/Hz Open Loop applications described below:

- **Motor Control** -
  - Targeted for 56F803/805EVM platforms
  - Running on 3-phase AC/BLDC Motor Control Development Platform at single line voltage 360V DC +/- 10%
  - Control technique incorporates
    - V/Hz speed open loop
    - bi-directional rotation
    - motoring and regenerating mode
  - Overvoltage, Undervoltage, Overcurrent, and Temperature Fault protection
  - PC master software and Manual Interface
  - Power Stage Identification
- **PFC Control** -
  - Input power supply voltage 115-230V AC
  - Input power supply frequency 50/60 Hz
  - Nominal output voltage 360V DC +/- 10%
  - Nominal output power 180W
  - Input current harmonic content will comply with standard IEC 1000-3-2
The system is designed to integrate PFC control with a real motor control application. The base is the 3-phase AC Motor V/Hz Speed Open Loop application. The device runs the main control algorithm. It generates a 3-phase PWM output signal for the motor according to the user’s input. The device also controls the power factor correction hardware that provides the power supply for the motor.

The system integrates two independent parts that keep all their own features. First is a 3-phase AC motor drive with V/Hz Speed Open Loop algorithm; the second is a Power Factor Correction (PFC) algorithm (see Figure 3-1). The device runs the main control algorithm. According to the user interface input and feedback signals, it generates 3-phase PWM output signals for the motor inverter.

The PFC provides the power for the Motor inverter. The main advantage of the power factor correction system is the reduction of electrical noise. This will be possible if the input current waveform is sine-like. The hardware does not directly control the PFC inverter switch. It modifies the PFC reference voltage only, which makes possible simple a 3-point sine approximation of the input current waveform. It is enough to comply with IEC standard and simplifies control software complexity. The second PFC feature is the stable output voltage. The PFC circuit is a boost voltage converter, so output voltage cannot be less than rectified input voltage.

Figure 3-1. System Concept

56F80x
4. Hardware Implementation

4.1 System Outline

The hardware is designed to drive the 3-phase AC/BLDC motor. This application notes describes PFC uses with a 3-phase AC motor.

The application can run on Freescale’s motor control devices using the EVM Board:
- 56F803
- 56F805

The designed software is capable to run only on High Voltage Hardware Set described below.

The HW setup is shown in Figure 4-1, but it is described also in the documents Targeting_56F803_Platform, and Targeting_56F805_Platform according to the EVM targeted. Those documents also describe EVM jumper settings.

4.2 High Voltage Hardware Set

The system configuration is shown in Figure 4-1.

All the system parts are supplied and documented according the following references:
- U1 - Controller Board for 56F805:
  - supplied as: 56F805EVM
  - described in: Evaluation Module Hardware User’s Manual
- or U1 - Controller Board for 56F803:
  - supplied as: 56F803EVM
  - described in: Evaluation Module Hardware User’s Manual
- U2 - 3 ph AC/BLDC High Voltage Power Stage
  - supplied in kit with Optoisolation Board as: ECOPTHIVACBLDC
  - described in: MEMC3BLDCPSUM/D - 3 Phase Brushless DC High Voltage Power Stage
- U3 - Optoisolation Board
  - supplied with 3 ph AC/BLDC High Voltage Power Stage as: ECOPTHIVACBLDC
  - or supplied alone as: ECOPT - optoisolation board
  - described in: MEMCOBUM/D Optoisolation Board User’s Manual

Warning: It is strongly recommended to use optoisolation (optocouplers and optoisolation amplifiers) during the development time to avoid any damage to the development equipment.
- MB1 Motor-Brake AM40V + SG40N
  - supplied as: ECMTRHIVAC

Notes: Information on boards and documents can be found at: www.freescale.com
All the system parts are supplied and documented according the following references:

- **U1 - Controller Board for 56F805:**
  - supplied as: 56F805EVM
  - described in: [56F805EVMUM Evaluation Module Hardware User’s Manual](#)
- **or U1 - Controller Board for 56F803:**
  - supplied as: 56F803EVM
  - described in: [56F803EVMUM Evaluation Module Hardware User’s Manual](#)
- **U2 - 3 ph AC/BLDC High Voltage Power Stage**
  - supplied in kit with Optoisolation Board as: ECOPTHIVACBLDC
  - described in: [MEMC3BLDCPSUM - 3 Phase Brushless DC High Voltage Power Stage](#)
5. Software Implementation

The Embedded SDK is a collection of APIs, libraries, services, rules and guidelines. This software infrastructure is designed to let 56F80x software developers create high-level, efficient, portable code. This chapter describes the minor changes needed for the basic 3-phase AC motor V/Hz Open Loop application that are necessary to integrate PFC control.

5.1 Files

The application is composed of the following files:

- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\\3ph_AC_VHz_OpenLoop_PFC.c
  (main program)
- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\dpfc.c
  (PFC control program)
- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\dpfc.h
  (PFC control header file)
- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\\3ph_AC_VHz_OpenLoop_PFC.mcp
  (application project file)
- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\configflash\appconfig.c
  (application configuration source file for FLASH)
- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\configflash\appconfig.h
  (application configuration header file for FLASH)
- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\configflash\linker.cmd
  (linker command file for FLASH)
- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\configextram\appconfig.c
  (application configuration source file for external RAM)
- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\configextram\appconfig.h
  (application configuration header file for external RAM)
- \...\dsp5680Xevm\os\applications\3ph_AC_VHz_OpenLoop_PFC\configextram\linker.cmd
  (linker command file for external RAM)

$X = \text{the type of target device (56F803 EVM or 56F805 EVM).}$
These files are located in the SDK. Two additional files, `dpfc.c` and `dpfc.h`, are added to the basic 3-phase AC motor VHz Open Loop application.

5.2 Drivers and Library Function

Each peripheral is accessible through driver. For a detailed description of drivers, see the document Embedded SDK (Software Development Kit) Targeting 5680x Platform.

5.3 Appconfig.h File

The purpose of the `appconfig.h` file is to provide a mechanism for overriding default configuration settings, which are defined in the `config.h` file.

The following lines should be included in `appconfig.h` file to use PFC functionality:

```c
#define INCLUDE_USER_TIMER_D_0 0
#define INCLUDE_USER_TIMER_D_1 0
#define INCLUDE_USER_TIMER_D_2 0
#define INCLUDE_USER_TIMER_C_0 0
```

The difference is in the PFC inhibit output, which is connected to general purpose input/output (GPIO) pin or to a timer dedicated pin for 56F803/805 EVM.

For 56F803, the line that defines channel 0 of timer module C will be excluded from `appconfig.h`. One interrupt priority level will be additionally defined in the `appconfig.h` file. Because input current waveform generation is a time critical process, one timer interrupt will have the highest interrupt priority (level 3 for this example; level 2 is reserved for ADC interrupt):

```c
#define GPR_INT_PRIORITY_32    3
```

5.4 PFC Control Integration

5.4.1 Resources

PFC control uses some device peripherals and cannot share resources with the motor control application (excluding the ADC channel for DC-bus voltage measurement). The following resources are allocated to PFC control:

- Quadrature timer module D, channel 0
- Quadrature timer module D, channel 1
- Quadrature timer module D, channel 2
- Quadrature timer module C, channel 0 (for 56F805 only)
- GPIO port E, pin 4 (for 56F803 only)

These two lines in `dpfc.c` support PFC hardware connection differences between variants of the 56F80x family.

```c
/* Uncomment one of the following lines */
#define DSP56F803EVM
/* #define DSP56F805EVM */
```
5.4.2 Modification

The following line placed into the main program provides access to the PFC control API functions:

```c
#include "dpfc.h"
```

5.4.3 Initialization

Initialization of peripherals will contain two additional parts. The following line will be included after the motor control initialization function call:

```c
PFC_Init();  /* PFC peripherals initialization */
```

The PFC control software must be aware of the DC-bus voltage value. Usually a motor control application uses this value in own calculations and requires different sample rate for measurement. In the case of PFC control used, the main program should provide continuous measurement of DC-bus voltage at a sample rate not less than twice the input voltage frequency. This assures proper operation when PFC control is on. One of the possible means of passing the DC-bus voltage value to the PFC control is to put the following line in ADC conversion complete callback:

```c
PFC_SetUOut(u_dc_bus); /* Pass DC-bus voltage value */
```

5.4.4 PFC Control Enable

It is possible to enable PFC control at any time after the `PFC_Init()` function call. Before PFC control is enabled, the application will be able to measure DC-bus voltage. To enable PFC control, add the following line:

```c
PFC_Enable();  /* PFC control enable */
```

PFC control operates from interrupts. So it is not possible to disable global interrupts when PFC control is on.

5.4.5 PFC Control Disable

There are two reasons for disabling PFC control in a motor control application. The first reason is power saving when the output load is zero, and the second reason is fault protection. If motor control application performs a shutdown after error detection, add the following line:

```c
PFC_Disable();  /* PFC control disable */
```

5.5 Input Current Harmonics Contents

As a result of power factor correction, the spectrum of the input current will contain components with lowest amplitudes than the same spectrum without PFC. The harmonics contents of both applications (with and without PFC) were measured for output power about 120W and are shown in Figure 5-1.
6. **PC Master Software**

PC master software was designed to provide the debugging, diagnostic and demonstration tool for the development of algorithms and applications. It consists of components running on a PC and parts running on the target device.

The PC master software application is part of the Embedded SDK and may be selectively installed during SDK installation.

To enable the PC master software operation on the target board application, the following lines must be added to the `appconfig.h` file:

```c
#define SCI_DRIVER
#define INCLUDE_PCMaster
```

These two lines automatically include the SCI driver and install all necessary services for running PC master software.

The detailed PC master software description is provided by the **PC Master User Manual.** It is stored in the SDK directory `\sdk\pc_master\dsp_gui_um\dsp_gui_um.pdf`

7. **Memory Usage**

Table shows how much memory is needed to execute the 3-phase AC induction V/Hz Open Loop application. A part of the device’s memory is still available for other tasks.
### Table 7-1. RAM and FLASH Memory Usage for SDK2.3 and CW 4.0

<table>
<thead>
<tr>
<th>Memory (in 16 bit Words)</th>
<th>Available 56F803 56F805</th>
<th>Used Application</th>
<th>Used Application without PC master software, SCI, ident.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Program FLASH</td>
<td>32K</td>
<td>12614</td>
<td>8437</td>
</tr>
<tr>
<td>Data RAM</td>
<td>2K</td>
<td>1541 + 352 stack</td>
<td>1173 + 352 stack</td>
</tr>
</tbody>
</table>

8. References

- Design of Indirect Power Factor Correction Using 56F80x, Freescale Semiconductor, Inc., AN1919
- 56F8XX Software Development Kit
- Optoisolation Board User’s Manual, MEMCOBUM
- Phase Brushless DC High Voltage Power Stage, MEMC3BLDCPSUM, Freescale Semiconductor, Inc.
- 3-Phase AC Motor Control with V/Hz Speed Open Loop Using 56F80x, Freescale Semiconductor, Inc., AN1911

Web page: [www.freescale.com](http://www.freescale.com)
Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer’s technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. This product incorporates SuperFlash® technology licensed from SST.
© Freescale Semiconductor, Inc. 2005. All rights reserved.