

Freescale Semiconductor

Application Note

AN2215/D Rev. 1, 12/2001

Differences Between the HC908AZ60A and the HC908AZ60

By Tracy McHenry Applications Engineering East Kilbride, Scotland

Introduction

The purpose of this document is to help customers to transfer from the 0.65 μ HC908AZ60 to the HC908AZ60**A** (0.5 μ device). It highlights the differences between the devices, gives two methods for detecting which device is present as well as providing a checklist to help with code development.

The main difference between the devices is that the HC908AZ60A is constructed from a newer non-volatile memory (NVM) technology. However, it is important that the user should consider all differences when developing code that is to be used on both the HC908AZ60A and the HC908AZ60.

Differences between the HC908AZ60A and the HC908AZ60

This section describes the differences between the HC908AZ60A and the HC908AZ60. Each affected module is listed along with a summary of the changes.



© Freescale Semiconductor, Inc., 2004. All rights reserved.



FLASH	This section discusses the main differences between the Flash module on the HC908AZ60A versus the HC908AZ60. For a detailed explanation of the Flash on the HC908AZ60A the user is advised to consult Application Note AN2156/D entitled 'Programming and Erasing FLASH and EEPROM Memories on the MC68HC908AS60A/AZ60A'. AN2156/D explains in detail how to program and erase the HC908AZ60A Flash module. Additionally, the user should refer to the Flash section of the latest MC68HC908AZ60A Specification for programming and erasing algorithm details.
Flash Architecture	On the HC908AZ60A and HC908AZ60 devices, code is stored in non-volatile electrically erasable and programmable memory, Flash.
	The HC908AZ60A Flash is constructed from a newer NVM technology and is arranged in pages of 128 bytes with 2 rows per page. Programming is carried out on a row (64 bytes) at a time. The minimum erase operation applies to a page (128 bytes) of memory.
	The HC908AZ60 is arranged in rows of 64 bytes with 8 pages per row. This programming is carried out on a page (8 bytes) at a time. The minimum erase operation applies to a row (64 bytes) of memory.
	Note that the definition of page and row sizes is different between HC908AZ60A and HC908AZ50.
Flash Control Registers	Flash-1 control register (FLCR1 or FL1CR) is located at address \$FE0B on the HC908AZ60 but is located at address \$FF88 on the HC908AZ60A. Flash-2 control register (FLCR2 or FL2CR) is located at address \$FE11 on the HC908AZ60 but is located at address \$FE08 on the HC908AZ60A. Bits [4:7] of these registers are no longer used on the HC908AZ60A. This is because clock control for the flash charge pump is achieved automatically on this device and erasing of variable block sizes is replaced by the MASS bit. Bit 2 of these registers has a different function on the HC908AZ60A – it controls a mass (bulk) or a page erase operation. On the HC908AZ60 it activates 'margin read' operation.

Differences Between the HC908AZ60A and the HC908AZ60

.



AN2215/D Differences between the HC908AZ60A and the HC908AZ60

	HC908A	Z60A Reg	gisters					
FL1CR	Bit 7	6	5	4	3	2	1	0
\$FF88	0	0	0	0	HVEN	MASS	ERASE	PGM
Reset:	0	0	0	0	0 0		0	0
FL2CR	Bit 7	6	5	4	3	2	1	0
\$FE08	0	0	0	0	HVEN	MASS	ERASE	PGM
Reset:	0	0	0	0	0	0	0	0
	HC908A	Z60 Regis	sters					
FLCR1	Bit 7	6	5	4	3	2	1	0
\$FE0B	FDIV1	FDIV0	BLK1	BLK0	HVEN	MARGIN	ERASE	PGM
Reset:	0	0	0	0	0	0	0	0
FLCR1	Bit 7	6	5	4	3	2	1	0
\$FE11	FDIV1	FDIV0	BLK1	BLK0	HVEN	MARGIN	ERASE	PGM
Reset:	0	0	0	0	0	0	0	0

FDIV[1:0] — Frequency Divide Control Bits select the factor by which the charge pump clock is divided from the system clock.

BLK[1:0] — Block Erase Control Bits allow erasing of blocks of varying size.

Flash Programming Procedure Programming the Flash module on the HC908AZ60A is similar to programming the HC908AZ60 Flash module. However, an extra dummy write operation to any address in the page is required prior to programming data into one of the two rows in the page. Margin reading of programmed data is no longer required.

Flash ProgrammingThe byte programming time on the HC908AZ60A is 30 to 40μs which is
significantly less than the byte programming time on the HC908AZ60.

UC000A760A Degisters

Flash Block Protection

The range of protection on the HC908AZ60A has increased. The Flash block protection registers on the HC908AZ60A are 8-bit registers and array protection ranges can be incremented 1 page (128 bytes) at a time with the smallest block being 256 bytes. The HC908AZ60 uses 4 bits of the Flash block protection registers and array protection ranges can be incremented 8k bytes at a time. The user is advised to read the Flash Block Protection section of the latest MC68HC908AZ60A specification for more details of Flash block protection.

HC908AZ60A Registers										
FL1BPR	Bit 7	6	5	4	3	2	1	0		
\$FF80	BPR7	BPR6	BPR5	BPR4	BPR3	BPR2	BPR1	BPR0		
Reset:	0	0	0	0	0	0	0	0		
FL2BPR	Bit 7	6	5	4	3	2	1	0		
\$FF81	BPR7	BPR6	BPR5	BPR4	BPR3	BPR2	BPR1	BPR0		
Reset:	0	0	0	0	0	0	0	0		
	HC908AZ60 Registers									
FLBPR1	Bit 7	6	5	4	3	2	1	0		
\$FF80	0	0	0	0	BPR3	BPR2	BPR1	BPR0		
Reset:	0	0	0	0	0	0	0	0		
FLBPR2	Bit 7	6	5	4	3	2	1	0		
\$FF81	0	0	0	0	BPR3	BPR2	BPR1	BPR0		
Reset:	0	0	0	0	0	0	0	0		

<u>Also</u>, on the HC908AZ60A the high voltage (V_{HI}) is no longer needed on the IRQ pin to program or erase the Flash block protect registers.

Flash Endurance The FLASH endurance for the HC908AZ60A has increased to 10,000 write/erase cycles whereas the HC908AZ60 is specified at 100 write/erase cycles.



AN2215/D Differences between the HC908AZ60A and the HC908AZ60

EEPROM


This section will concentrate on the operation of the HC908AZ60A EEPROM module, which is made from a newer NVM technology as the Flash but with a physical control layer to enable byte equations. HC908AZ60A EEPROM read operations remain the same as for the HC908AZ60, however, program and erase operations are a super-set of the current HC908AZ60 algorithm. Also, Application Note AN2156/D entitled 'Programming and Erasing FLASH and EEPROM Memories on the MC68HC908AS60A/AZ60A' discusses the EEPROM on the HC908AZ60A in detail.

Each of the HC908AZ60A EEPROM modules contains 2 new registers that must be set up correctly before any attempt is made to program or erase the EEPROM. The new registers are required to provide the EEPROM with a constant timebase of 35µs from the user's oscillator frequency. It should be noted that EEPROM-2 configuration register (EE2CR) is located at address \$FF7D on the HC908AZ60A but on the HC908AZ60 this register is located at address \$FE19. Also, EEPROM-2 array configuration register (EE2ACR) is located at address \$FF7F on the HC908AZ60A as opposed to address \$FE1B on the HC908AZ60 and EEPROM-2 non-volatile register (EE2NVR) is located at address \$FF7C on the HC908AZ60A but address \$FE18 on the HC908AZ60.

It is important to spend time gaining familiarity with the new HC908AZ60A EEPROM as it is essential that the EEPROM module is set up correctly before any program or erase operations are called. Failure to do so could cause premature wear out of the EEPROM or could result in improper programming/erasing of the EEPROM.

The basic programming and erase operations for the EEPROM on the HC908AZ60 and the EEPROM on the HC908AZ60A are the same. Also, bit polarity is the same with the programmed state being a logic 0 and the erased state a logic 1. The user is advised to consult the latest MC68HC908AZ60 and MC68HC908AZ60A specifications for details of program and erase algorithms.

The HC908AZ60A EEPROM requires a constant timebase source for program and erase operations. The clock source that is required to drive the EEDIV clock divider input must first be selected using bit-7 in the CONFIG-2 register at address \$FE09. Secondly, the divide ratio from this source has to be set up for each 512 byte EEPROM module by programming an 11-bit time base prescalar into the divider registers, EExDIVH and EExDIVL (where x is 0 or 1 depending on which EEPROM module is selected). These registers must be programmed with a proper value before starting any EEPROM erase or programming steps. The function of the divider is to provide a constant clock source with a period of $35\mu s$ (within $\pm 2\mu s$) to the internal timer and related EEPROM circuits for proper program or erase operations. The recommended frequency range of the reference clock is 250 KHz to 16 MHz.



5/D



EE1DIVH	Bit 7	6	5	4	3	3		2		1	0
\$FE1A	EEDIVSEC	D					EE1I	DIV10	EE	E1DIV9	EE1DIV8
Reset:	EE1DIVHNV	/R X	Х	Х	Х	< I	EE1DI	VHNVR E	E1[E1DIVHNVR EE1DIVHNV	
EE1DIVL	Bit 7	6	5	4		3	5	2		1	0
\$FE1B	EE1DIV7	EE1DIV6	EE1DIV5	EE1DI\	/4	EE1	DIV3	EE1DIV	2	EE1DIV1	EE1DIV0
Reset:	EE1DIVLNVR	EE1DIVLNVR	EE1DIVLNVR	EE1DIVLN	IVR E	E1DI\	/LNVR	EE1DIVLN	VR	EE1DIVLNVF	R EE1DIVLNVR
EE2DIVH	Bit 7	6	5	4	:	3		2		1	0
\$FF7A	EEDIVSEC)					EE2	2DIV10	El	E2DIV9	EE2DIV8
Reset:	EE2DIVHNV	R X	Х	Х)	Х	EE2D	IVHNVR	EE2	DIVHNVRE	E2DIVHNVR
EE2DIVL	Bit 7	6	5	4		3	}	2		1	0
\$FF7B	EE2DIV7	EE2DIV6	EE2DIV5	EE2DI\	/4	EE2	DIV3	EE2DIV	2	EE2DIV1	EE2DIV0
Reset:	Reset: EE2DIVLNVR EE2DIVLNVR EE2DIVLNVR EE2DIVLNVR EE2DIVLNVR EE2DIVLNVR EE2DIVLNVR EE2DIVLNVR										

The HC908AZ60A EEPROM also contains a new feature selected via an AUTO bit in the EEPROM control registers (EE1CR at address \$FE1D for EEPROM module 1 and EE2CR at address \$FF7D for EEPROM module 2). Setting bit-1 of these registers (which is an unused bit in the HC908AZ60 EECR1 and EECR2) enables the AUTO function. The AUTO function enables significantly faster programming/erasing of the EEPROM by allowing the logic of the MCU to automatically use the optimum programming or erasing time for the EEPROM. Using the AUTO function means that the user does not need to wait for the normal minimum specified programming or erasing time. After setting the EEPGM bit as normal the user just has to poll that bit again, waiting for the MCU to clear it indicating that programming or erasing is complete. This feature is not available on the HC908AZ60. Therefore, if code is to be compatible with both devices, the user should first detect which device is present (Figure 1 and Figure 2 show methods for performing this task) and then only use the AUTO feature if the device type is HC908AZ60A.

Selective Bit Programming

The EEPROM can be programmed such that one or multiple bits are programmed (written to a logic 0) at a time. However, the user may never program the same bit location more than once before erasing the entire byte. In other words, the user is not allowed to program a logic 0 to a bit that is already programmed (bit state is already logic 0). For some applications it might be advantageous to track more than 10K events with a single byte of EEPROM by programming one bit at a time. For that purpose, a special selective bit programming technique is available. An example of this technique is illustrated in Table 1.

Description	Program Data in Binary	Result in Binary
Original state of byte (erased)	n/a	1111:1111
First event is recorded by programming bit position 0	1111:1110	1111:1110
Second event is recorded by programming bit position 1	1111:1101	1111:1100
Third event is recorded by programming bit position 2	1111:1011	1111:1000
Fourth event is recorded by programming bit position 3	1111:0111	1111:0000
Events five through eight are recorded in a similar fashion		

Table 1. Example Selective Bit Programming Description

Note that none of the bit locations are actually programmed more than once although the byte was programmed eight times.

When this technique is utilized, a program/erase cycle is defined as multiple program sequences (up to eight) to a unique location followed by a single erase operation.

Configuration
RegistersThe HC908AZ60 and the HC908AZ60A use two configuration registers
(Config-1 and Config-2) which need to be written by the user to select the
required options. The configuration registers are write-once registers. Out of
reset the configuration registers will read their default values. Once these
registers have been written to, further writes will have no effect until a reset
occurs.

Config-2 Register The HC908AZ60A has two new active bits in its Config-2 register (located at address \$FE09 for both devices). Bit-7 is particularly important when writing to the EEPROM.

5/D




	HC908AZ60 Register								
Config-2	Bit 7	6	5	4	3	2	1	0	
\$FE09	0	0	0	MSCAND	0	0	0	AZxx	
Reset:	0	0	0	1	0	0	0	0	

10000 1 700 P

Bit-0 (AZxx) is used to configure the device as a 'AZ' device and should be set to a '1' by the user.


Bit-4 (MSCAND) is used to disable the MSCAN module. When set to a '1' the MSCAN module is disabled.






Differences Guide

The flowcharts shown in figures 1 and 2 illustrate possible methods for determining whether a device is a HC908AZ60A or a HC908AZ60. Figure 3 is a checklist of the main HC908AZ60A differences.





Differences Between the HC908AZ60A and the HC908AZ60






Figure 3. Main differences to consider when designing in the HC908AZ60A

Conclusion

All of the differences discussed above should be taken into account when transferring HC908AZ60 code for the HC908AZ60A. These differences should also be considered if code is being developed for use on both the HC908AZ60A and the HC908AZ60. The methods shown in **Figure 1** and **Figure 2** enable detection of HC908AZ60 versus HC908AZ60A and will prove useful if this is required.

Finally, the user is advised to read the relevant chapters of the latest MC68HC908AZ60 and MC68HC908AZ60A specifications to ensure all differences have been fully captured.



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



AN2215/D For More Information On This Product, Go to: www.freescale.com