



### Αμριισαιίση ποις

conductor

AN2496/D 6/2003

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)

By Bill Lucas and Scott Pape 8/16 Bit Systems Engineering Austin, Texas

### Introduction

This application note addresses several methods used to trim or calibrate the internal clock generator (ICG)'s internal reference generator (IRG) residing on the MC9S08GB/GT Family of microcontrollers. (The MC9S08GB/GT Family will be referred to as the GB/GT Family in this application note.) The IRG is a low-cost alternative to an external crystal or resonator, since using the internal reference generator requires no external components. Software is provided for one of the IRG calibration methods discussed in the document.

#### Features of the Internal Reference Generator

The IRG is easy to use as the reference oscillator for the ICG residing on the GB/GT Family. The IRG is designed to operate at 243 kHz, but can vary in frequency from part to part by as much as  $\pm 25\%$  due to processing variations in manufacturing. This family's IRG is designed such that it can be trimmed by up to  $\pm 25\%$  to obtain the desired 243-kHz base frequency. Once trimmed, the IRG will remain calibrated to within  $\pm 5\%$  of the trimmed frequency across the operating temperature and voltage range of the GB/GT Family microcontroller.

The GB/GT Family's ICG has frequency-lock loop (FLL) circuitry which allows the IRG to be multiplied and divided by various integer values to obtain bus clock frequencies ranging from approximately 34.47 kHz to approximately 19.99 MHz when calibrated. When the IRG is used as the reference clock for the GB/GT Family, the ICG will be placed in mode 3: FLL engaged-internal (FEI) by the user software. FEI mode means the system will use the IRG as a reference frequency and the FLL will be used to multiply and/or divide the 243-kHz reference for use by the system to create the bus clock. Actual setup and use of the ICG is beyond the scope of this document and is discussed in AN2494, *Configuring the System and Peripheral Clocks in the MC9S08GB/GT*. Also, refer to the GB/GT Family data sheet (MC9S08GB60/D) for more information.

© Freescale Semiconductor, Inc., 2004. All rights reserved.



For More Information On This Go to: www.freescale



Advantages of Using the Internal Reference Generator The IRG clock reference source:

- Requires no external components
- Does not require any pins
- Starts up very quickly after being powered down
- Provides a reference clock to the system of sufficient accuracy to be used by its SCI (when calibrated)

Extra cost associated with purchasing, maintaining inventory, and assembling the external components is eliminated. The I/O pins normally associated with the oscillator (XTAL and EXTAL) are free for use with other chip functions such as general-purpose I/O.

Uncalibrated<br/>Operation of the<br/>Internal Reference<br/>GeneratorIn a system that has relatively loose timing requirements (where up to ±25%<br/>bus frequency variations can be tolerated), no IRG calibration is necessary.<br/>When the IRG is not calibrated, the ICG maximum bus frequency in mode 3<br/>must be limited to 15.55 MHz nominal frequency. Any higher frequency could<br/>exceed the ICG's maximum bus frequency of 20 MHz.When the appendic 2, the higher speed 2, the higher speed bus frequency could<br/>exceed the ICG's maximum bus frequency of 20 MHz.

When operating in mode 3, the higher speed bus frequency selections are 17.77 MHz and 19.99 MHz nominal. These nominal bus frequencies require a calibrated 243-kHz reference.

The 15.55-MHz maximum nominal frequency choice will assume the 243-kHz reference oscillator could be running untrimmed as fast as 125% of its nominal frequency. The next fastest frequency choice in mode 3 would be 17.77 MHz. If the untrimmed 243-kHz oscillator is operating at 125% of its nominal frequency, using any higher bus frequency than 15.55 MHZ would exceed the maximum operating frequency of 20 MHz.

The 15.55-MHz selection, operating with the IRG uncalibrated at  $\pm$ 25% of its nominal frequency will yield a bus frequency ranging from 11.66 MHz to 19.44 MHz.

Frequency/Period versus Trim Value

The IRG frequency can be trimmed by  $\pm 25\%$  by writing an 8-bit value to the trim register (ICGTRM). This trim value is set to \$80 after any reset. Increasing the value of ICGTRM by 1 increases the period (decreases the frequency) of the oscillator by approximately 0.2%. Respectively, decreasing the value of ICGTRIM by 1 decreases the period (increases the frequency) of the oscillator by approximately 0.2%.

In an ideal circuit, the trim value would be perfectly linear in relation to the clock period. However, due to parasitic effects and wafer fabrication variations, this relationship is not perfectly linear. Also, circuit board layout and especially the placement of the  $V_{DD}$  to  $V_{SS}$  bypass capacitors in relation to the  $V_{DD}/V_{SS}$  pins can influence the resulting period due to system noise. Placing these power



supply bypass capacitors very close to the  $V_{\text{DD}}$  and  $V_{\text{SS}}$  pins improves IRG as well as overall system performance.

**Figure 1** shows an oscillator period versus trim value plot of an ideal device. The ideal plot is calculated starting at a trim value of \$80 (128 decimal). The default bus period is derived from the value at \$80 (in this case, 4.11  $\mu$ s). In an ideal device, the period would increase 0.2% for each increment of 1 in the OSCTRM register.



Figure 1. Oscillator Period vs. Trim

The ideal waveform is perfectly linear; however, the actual period curves typically have a slight saw-toothed characteristic that can result in a non-monotonic relationship. Both the saw-tooth and the non-linearity are a result of two characteristics of the internal capacitors, which are switched in and out based on the trim value. First, these internal capacitors do not match each other perfectly due to wafer fabrication irregularities. Second, there is also

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)



parasitic capacitance internal to the chip. Both of these characteristics result in a non-ideal curve.

Due to the non-ideal period versus trim value relationship, Freescale recommends that the period be measured after each new trim value written during the trimming process, until the result is within the desired range.

Why Trim is not Linear versus Frequency

The trim value adjusts the time constant of the oscillator. This time constant is mostly linear compared to the period, and therefore it is inversely related to frequency. **Figure 2** shows the same data as **Figure 2**, except as oscillator frequency versus trim value.



Figure 2. Oscillator Frequency vs. Trim

A FLASH location has been reserved to store the trim value after a calibration routine has been performed. This location is called NVICGTRIM and resides at memory address \$FFBE. This location **is not** automatically loaded into the ICGTRM register after a system reset. It is the responsibility of the user to copy this value into ICGTRM if needed. The value of OSCTRIM is used when the ICG is operated in mode 3, FLL engaged internal (FEI) by user software.

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)



This section will describe in detail reliable methods for trimming the internal reference generator to within 0.4% of its ideal frequency of 243 kHz.

This section will discuss and give detailed examples of these auto-trimming methods:

- Linear search
- Sequential search
- Binary search
- Iterative linear search

All of these trim methods require an external reference clock to be fed into either a timer channel or a general-purpose I/O port. This reference clock should be at least 100 times slower than the bus clock. If the reference clock is much faster than this, the MCU will not have enough resolution to calculate an accurate trim value.

After finding a suitable trim value, the value should be programmed into FLASH memory, NVICGTRIM located at \$FFBE. As part of the reset routine of the main user code, the value in NVICGTRIM should be copied into the ICGTRM register.

Linear Search

Auto-Trimming

Methods

The linear search assumes that the oscillator period is linear with respect to the trim value. To calculate the trim value, the period of the reference clock is measured by either using the timer input capture or by counting loop executions for one cycle of the reference. This measured value is compared to an expected value and a percentage difference between the expected and actual values is generated. Since a change of 1 to the trim value represents a change of approximately 0.2% to the period, divide the percentage difference by 0.2% to get a trim offset.

If the actual measurement of the reference was greater than the expected, the oscillator is running too fast; slow it down by adding the offset to the current ICGTRM value. If the actual measurement was lower than the expected, speed up the oscillator by subtracting the offset from the current ICGTRM value.

This method can be simplified by setting up the timer or counting loop such that a difference of 1 in the counts is equal to a 0.2% difference in frequency.

The drawback to this method is that the oscillator period is not exactly linear to the trim value. Therefore the result could be off by as much as 5%.

Sequential Search Set ICGTRM to the highest or lowest value (\$FF or \$00), measure the period of the reference clock as shown in Linear Search, and if the measurement does not equal the expected value, decrement or increment ICGTRM by 1 and try again. Keep repeating until a match is found.



There are two drawbacks to this method. First, on average, it would require 128 iterations before the correct trim value is found. Second, provisions must be in place in case a perfect match is not found. This can be accomplished by saving the smallest difference between expected and actual measurements and saving the trim value that produced this difference. Doing this requires calculating the smallest difference after each measurement.

Binary SearchStarting with the reset value of ICGTRM, \$80, measure the reference clock<br/>period and compare to the expected value. If the actual value is higher, the<br/>oscillator is running too fast; slow it down by adding \$40 to ICGTRM.<br/>Otherwise, it is too slow; speed it up by subtracting \$40 from ICGTRM. Repeat<br/>this process seven more times, each time dividing the number to be added<br/>to/subtracted from ICGTRM by half. After eight iterations, the trim value should<br/>be set.

The drawback to this method is that since the saw-toothed relationship between the trim value and period results in non-monotonic trim values, the binary search could hit a peak or valley that is severe enough to cause the search to branch in the wrong direction. This could cause the final trimmed period to be off by a couple of percent. This can be overcome by using the binary search for only five iterations instead of eight. Then switch to a sequential search for the final three bits of the trim value.

Iterative LinearThe iterative linear search uses the linear search as its basis. However, instead<br/>of stopping after one measurement of the reference clock, this method<br/>iteratively measures the reference after each update of ICGTRM and continues<br/>until the expected and actual values match.

The drawback to this method is that due to the saw-toothed irregularities in the trim curve, the search could bounce back and forth between values and never settle into the correct value. To avoid this, the iterations should be counted. After a defined number of loops, the routine switches to a sequential search to settle into the correct value.

## Assembly Code Examples

The iterative linear search method is used for the code examples, although any of the above methods are acceptable as long as they meet the user's need. The two versions of the code have different reference clock sources. In the first example, an RS-232 terminal is used to provide the reference clock by sending a specific character (in this case the @ character) into a timer channel at 9600 baud. In the second example, a 60-Hz square wave is created from an ac power line to provide the reference clock into the timer channel.



The Program

This auto-trim program uses the iterative linear search to find the best trim value to set the frequency of the IRG to 243 kHz. There are as many as a total of eight timer input capture/output compare channels on the GB/GT Family, depending on the particular device and package. Two timer channels are used by the calibration program. An input capture channel is used to capture the external timing reference. A timer output compare channel is used as a "user interface" to output a square wave frequency to verify completion of the calibration task. Both of these timer channels are selected by the user and can be any two of the available timer channels on the GB/GT Family. The timer channels to be used are selected in the assembly code by setting two of eight conditional assembly switches to logic 1. The rest of the switches must be set to logic 0. The input capture and output compare channels must **not** be the same channel. An equate file named 9S08GB GT Timer Selection.inc is common to both the 9600-baud and 60-Hz reference input frequency programs. The user will select the input capture and output compare channels used by the calibration program. The beginning section of the header file appears as follows:

; NOTE INPUT AND OUTPUT CHANNEL MUST BE DIFFERENT ; Change the one of the following eight TIMERxCHx choices to 1 for the ; timer INPUT channel to be used by the program and the set rest to 0. ; Then save and reassemble the source. IN\_TIMER1CH0 eau 1 ;User chooses timer 1 channel 0 as input in this case 0 IN\_TIMER1CH1 equ IN\_TIMER1CH2 equ 0 IN TIMER2CH0 0 eau 0 IN\_TIMER2CH1 equ IN\_TIMER2CH2 0 eau IN\_TIMER2CH3 0 equ IN\_TIMER2CH4 equ 0 ; Change the one of the following eight TIMERxCHx choices to 1 for the ; timer OUTPUT channel to be used by the program and the set rest to 0. ; Then save and reassemble the source. OUT\_TIMER1CH0 equ 0 OUT TIMER1CH1 1 ;User chooses timer 1 channel 1 as output in this case equ OUT\_TIMER1CH2 equ 0 OUT\_TIMER2CH0 OUT\_TIMER2CH1 0 equ 0 equ OUT\_TIMER2CH2 0 equ 0 OUT\_TIMER2CH3 equ OUT\_TIMER2CH4 eau 0

Note, the first conditional assembly switch reads "IN\_TIMER1CH0 equ 1 …". That assembler directive flags the assembler to use timer 1 channel 0 as the input for the external reference clock. As an example, to use timer 2, channel 4 as the input for the external reference clock, change the first entry to "IN\_TIMER1CH0 equ 0" and the eighth entry to "IN\_TIMER2CH4 equ 1". Then reassemble the program, using the CodeWarrior assembler. Now timer 2, channel 4 will be used as the input capture channel for the external reference clock.



Using the same logic, the line reading "OUT\_TIMER1CH1 equ 1..." sets the output compare channel as timer 1, channel 1. As an example, to use timer 2, channel 3 as output compare channel, change the entry "OUT\_TIMER1CH1 equ 0..." and the entry to "OUT\_TIMER2CH3 equ 1...". Then reassemble the program, using the CodeWarrior assembler. Now timer 2, channel 3 will be used as the output capture channel for the program's completion output.

**Figure 3** shows a flowchart of the calibration program. The program starts by initializing the microcontroller's configuration registers, timer, and a few RAM variables used by the program. It checks the current value in NVICGTRIM. If NVICGTRIM is not erased, the program assumes a trim value had previously been programmed into NVICGTRIM. The value of NVICGTRIM is then loaded into the ICGTRM register. Control is then transferred to the end of the program where the selected timer output compare channel's pin will output a square wave in the range of 12.4 kHz to 20.8 kHz. At this time, the bus clock is set to run at approximately 1.6663 MHz, using the trim value from NVICGTRIM. The selected timer output compare channel's pin is now being toggled at 1% of the actual bus clock frequency. The reason for this wide range in frequency is because the 243-kHz IRG could be  $\pm 25\%$  of its nominal value if the value in NVICGTRIM is not an accurate trim value.

This low output frequency on the selected timer output compare channel's pin is an indication to the user that the FLASH memory at NVICGTRIM is not erased. The program could also output this low frequency because of a FLASH programming error during the NVICGTRIM programming sequence. This programming error is very unlikely to occur.



AN2496/D Introduction



Figure 3. ICG Calibration Program Flow Chart



The program initializes the selected timer input capture and output compare channel pins. The input capture is set to capture rising edges. The first timer input capture is received at a rising edge of the reference clock. The timer channel capture registers are read and stored in RAM as an offset value. The input capture flag is cleared and the program continues to obtain the next rising edge of the external reference clock. The offset that was saved after the first input capture is subtracted from the timer value from the second input capture. The difference between the two is the measured value of the reference clock's period. This value is saved in RAM as the actual value.

Note that the program is not concerned with a timer counter overflow when calculating the actual value. In other words, suppose the offset = FFF0 and the second input capture = 013D due to the timer resetting from FFFF to 0000. Subtracting 013D - FFF0 will still result in the correct actual value of 014D.

Once an actual value has been captured, the program will determine if the oscillator is running too fast, too slow or just right. This judgment is made by comparing the actual value to the expected value, based on the reference clock.

If the oscillator is running too fast, the delta is calculated by subtracting the expected value from the actual value. Otherwise, the delta is calculated by subtracting the actual from the expected. By setting the timer prescaler value appropriately in relation to the period of the reference clock, this delta value can be used to adjust to the ICGTRM value. Later sections in this application note will explain this in detail.

If the oscillator is too fast, the delta is added to the ICGTRM value. A check is made to verify that the sum is not greater than \$FF. If it is, ICGTRM is set to \$FF, otherwise it is set to the sum of ICGTRM and delta. The program now returns to obtain another external reference clock time from the pair of input captures.

If the oscillator is too slow, the delta is subtracted from the ICGTRM value. A check is made to verify the difference was not less than \$00. If it is, ICGTRM is set to \$00; otherwise, it is set to the difference of ICGTRM and delta. The program now returns to the loop to wait for the next input capture pair.

If the oscillator matches the desired frequency (1.6664 MHz), then the program jumps out of the loop and programs the ICGTRM value into NVICGTRIM, located in FLASH memory.

After successful completion of the calibration process, the value of NVICGTRIM is moved back into ICGTRM. A square wave with a frequency of 10% of the bus clock frequency is output to the selected timer output compare channel's pin. The square wave frequency will be very close to 166.63 kHz (10% of the calibrated CPU bus frequency), its calibrated value. This allows the user to verify that the correct value is programmed into NVICGTRIM.

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)



To prevent the case where the ICGTRM value toggles between a higher and lower trim value without ever settling into the desired trim value, the number of iterations is tracked in a RAM variable. If after 16 iterations, the trim value has not been found, the program will change the delta to \$01 regardless of the actual delta. At this point, it should be within a few steps of the desired trim value. The program will allow another 16 iterations before quitting, using the last ICGTRM value as the desired value.

*Trim RS-232 Terminal* as *Reference* By using an RS-232 terminal, the reference clock is provided by repeatedly sending the @ character at 9600 baud to the timer channels through an RS-232 terminal or PC terminal emulator. **Figure 4** shows two possible circuits for connecting an RS-232 port to one of the timer channel inputs. In this example, the user will have to repeatedly send characters until the trim value has been found by holding the "@" key down on the terminal. When the selected timer output compare channel's pin begins to output a square wave of approximately 166.63 kHz, the trim value has been found and is programmed into FLASH. If a 12.4-kHz to 20.8-kHz frequency is output, there has been an error as previously discussed.





For the program to work best, set up the timer and reference clock such that one increment in the timer count is between 0.4% and 0.2% of the expected value. Going below 0.2% is beyond the resolution of the trim capabilities of the oscillator. Going above 0.4% doesn't take full advantage of the trim capabilities of the oscillator.



AN2496/D

To calculate the expected value, use the equation:

Expected value = (f<sub>Bus</sub> x T<sub>ref</sub>) / PS

Where,

 $f_{Bus}$  = the trimmed bus frequency (1.6663 MHz)

 $T_{ref}$  = the period of the reference clock

PS = the prescaler of the timer module or 1, 2, 4, 8, 16, 32, 64, 128

At 9600 baud, each bit is 104.16 microseconds long. The @ character is used because its hex value is \$40 or 0000000. Since RS-232 levels hold the transmit (Tx) line high between characters, the @ character provides exactly two rising edges, exactly 2 bit-times apart. With the start (0) and stop bits (1) added and keeping in mind data is sent LSB, the exact transmission looks like this:



The result is two rising edges at 208.3  $\mu$ s apart. Therefore, T<sub>ref</sub> = 208.3  $\mu$ s. So, starting with a timer prescaler, PS = 1, our expected value is:

Expected value =  $(1.6663 \text{ MHz} \times 208 \mu \text{s})/1 = 346.5$  (approximately 347)

The desired timer resolution should be between 0.2% and 0.4% of the expected value. In this example, with a timer prescaler of 1, the resolution is 1/347 = 0.29%. This is a good value for the program.

One more trick is used to simplify the program. Since the untrimmed frequency can vary by  $\pm 25\%$  from the 1.6663-MHz expected value, calculate the extremes of the expected values:

Expected value = 347 = \$15B

 $+25\% = 1.25 \times \text{expected value} = 1.25 \times 347 = 434 = \$1B2$ 

 $-25\% = 0.75 \times \text{expected value} = 0.75 \times 347 = 260 = $104$ 

Notice the extreme values fall in a range between \$100 and \$1FF. This will enable math to be performed on only the low byte of the external reference value to obtain a trim value. An example of applying an offset to keep the program simpler will be shown in the 60-Hz calibration example.



#### *Trim with 50-/60-Hz Clock as Reference*

An ac power line can be used as a reference clock by using the circuit in **Figure 4** and routing the output to the timer channel of choice. In this example, the user will not have to manually provide reference clock pulses since the square wave generator in this circuit will provide a constant reference clock as long as the ac power is turned on.



Figure 5. 60-Hz Square Wave Generator

Calculate the expected value and timer prescaler setting using the same methods as in the RS-232 example. In this example:

f<sub>Bus</sub> = 1.6663 MHz

 $T_{ref} = 1/60 \text{ Hz} = 16.7 \text{ }\mu\text{s}$ 

Trying a timer prescaler PS = 64, the expected value is:

Expected value =  $(f_{Bus} \times T_{ref}) / PS$ 

Expected value =  $(1.6663 \text{ MHz} \times (1/60 \text{ Hz}))/64 = 433.9$  (approximately 434)

In this case, the resolution is 1/434 = 0.23%. We are using a prescaler value of 64 in this case. This results in expected values of

Expected value = 434 = \$1B2

 $+25\% = 1.25 \times \text{expected value} = 1.25 \times 434 = 542 = $21E$ 

 $-25\% = 0.75 \times \text{expected value} = 0.75 \times 434 = 325 = $145$ 

If the maximum expected value is left at \$21E, perform math on both the high and low bytes of the captured time during the calibration calculation portion of the program to determine the delta. However, if an adjustment is subtracted from both the expected and actual values, the possible range of values between \$100 and \$1FF is limited. The high byte can be ignored and all calculations performed on the low byte only. In this example, an adjustment of \$1F is subtracted from both the expected and actual values, resulting in a range of possible actual values from \$126 to \$1FF and an expected adjusted value of \$194.

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)



### **Running the Calibration Program**

Both the 60-Hz or 9600-baud calibration programs are designed to execute in the RAM on the GB/GT Family microcontrollers. Both programs assume the user has erased FLASH at NVICGTRIM (\$FFBE). NVICGTRIM is the FLASH location where the trim or calibration value will be stored at the conclusion of the calibration procedure.

First, the user must determined whether a 60-Hz or 9600-baud external timing reference source will be used to perform IRG calibration. That choice will determine which program to load into the microcontroller. If the default timer input capture (T1CH0) and output compare (T1CH1) channels are not selected, the user must change the statements in the header file, pick a new timer(s), and re-assemble the program before proceeding.

If the user selects the 9600-baud external reference clock, a terminal or terminal emulator set to 9600 baud, one stop bit and no parity will be needed.

To perform the IRG calibration, perform the following steps:

- 1. Connect the external timing reference (60-Hz or 9600-Baud) to the selected timer input capture channel.
- 2. Connect the P&E multi-link cable to the back ground debug port on the PC board containing the GB/GT Family microcontroller.
- 3. Connect an oscilloscope or frequency counter to the selected timer output compare channel pin.
- 4. Apply power to the system.
- 5. Verify NVICGTRIM at \$FFBE is erased and equal to \$FF, using the debugger.
- 6. Load the appropriate oscillator trim program with the debugger for the 60-Hz or 9600-baud external reference clock.
- 7. Using the debugger, type RESET (cr) and then G 80 (cr).
- 8. If you are not using a 9600-baud reference clock, skip to step 10
- 9. If you are using the 9600-baud reference clock, hold the @ key down until there is an output on the selected timer's output compare pin.
- 10. There will be a square wave output to the selected timer output compare channel pin at the conclusion of the calibration procedure. It will be on one of two forms:
  - There will be a frequency very close to 166.63 kHz if the calibration is successful. The procedure is complete at this time.
  - If there is a square wave in the range of 12.4 kHz to 20.8 kHz, an error was detected. The wide range is because the IRG may not be calibrated. The most likely reason for this error is NVICGTRIM was



not erased when the calibration program was executed. At this time, the IRG will use the value found in NVICGTRIM as a trim value. With the debugger, verify NVICGTRIM is erased and if it is not, erase it and repeat the procedure. A second and very unlikely error could result from a FLASH programming error during the FLASH programming process. If NVICGTRIM is, in fact, erased and you suspect a FLASH programming error, repeat the procedure. That will verify the presence of the unlikely programming error.

### Downloading and Using the Accompanying Software

Two zip files accompany this application note, AN2496SW1.zip and AN2496SW2.zip. AN2496SW1.zip contains the assembly files for both the 9600-baud and 60-Hz versions of the IRG calibration programs along with the necessary equate files. This zip file does not contain compiled versions of the programs.

AN2496SW2.zip contains two complete project folders, one for each version of the calibration program. These project directories are for use with MetroWerks CodeWarrior for CW08\_V3.0. The folders are named 9S08GBGT\_IRG\_Cal\_9600 and 9S08GBGT\_IRG\_Cal\_60Hz. Inside the first level of each project folder is a CodeWarrior project file with a ".mcp" filename extension. Double clicking these files will open the project if CodeWarrior has been installed. Each project has been assembled, and listings (".lst" file extensions) are available in the "bin" subfolders. Also, the s-records (".s19" file extensions) are available in the same folder.

### Conclusion

The internal clock generator is a new module on the HCS08 Family of microcontrollers. It has the advantages of requiring no external components and conserving I/O pins on the device when the internal reference generator is used. The characteristics of this oscillator make it accurate over temperature and voltage variations once it has been trimmed. The IRG is an ideal clock source for low cost systems.

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)



#### **Appendix A: Timer Selection Header File**

The following is the common header file used by both calibration programs to select the input capture and output compare channels used by the IRG calibration program.

```
;* Filename: 9S08GB GT Timer Selection.inc Copyright (c) 2003
;* Oscillator Trim Routine for 9S08GB/GT Family Bill Lucas/Scott Pape
;*
;* Rev: 1.0 Date: 18July2002 Scott Pape for QT
;* Rev: 1.1 Date: 2January2003 Bill Lucas Ported to 9S08GB/GT
;*
; * *
;*
;* Freescale reserves the right to make changes without further notice
;* to any product herein to improve reliability, function, or design.
;* Freescale does not assume any liability arising out of the
;* application or use of any product, circuit, or software described
;* herein; neither does it convey any license under its patent rights
;* nor the rights of others. Freescale products are not designed,
;* intended, or authorized for use as components in systems intended
;* for surgical implant into the body, or other applications intended
;* to support life, or for any other application in which the failure
;* of the Freescale product could create a situation where personal
;* injury or death may occur. Should Buyer purchase or use Freescale
;* products for any such intended or unauthorized application, Buyer
;* shall indemnify and hold Freescale and its officers, employees,
;* subsidiaries, affiliates, and distributors harmless against all
;* claims, costs, damages, and expenses, and reasonable attorney fees
;* arising out of, directly or indirectly, any claim of personal
;* injury or death associated with such unintended or unauthorized
;* use, even if such claim alleges that Freescale was negligent
;* regarding the design or manufacture of the part.
;*
;* Freescale and the Freescale logo are registered trademarks of
;* Freescale, Inc.
; * * * * * * * * * * * * * * * * * *
                    ; NOTE INPUT AND OUTPUT CHANNEL MUST BE DIFFERENT
; Change the one of the following eight TIMERxCHx choices to 1 for the
; timer INPUT channel to be used by the program and the set rest to 0.
; Then save and reassemble the source.
IN TIMER1CH0 equ
                1
                           ;User chooses timer 1 channel 0
IN_TIMER1CH1 equ
                           ; as input in this case
                0
```

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)

IN\_TIMER1CH2 equ 0 IN\_TIMER2CH0 equ 0 IN\_TIMER2CH1 equ 0 IN\_TIMER2CH2 equ 0 0 IN\_TIMER2CH3 equ IN\_TIMER2CH4 equ 0 ; Change the one of the following eight TIMERxCHx choices to 1 for the ; timer OUTPUT channel to be used by the program and the set rest to 0. ; Then save and reassemble the source. OUT\_TIMER1CH0 equ 0 OUT\_TIMER1CH1 equ ;User chooses timer 1 channel 1 1 ; as output in this case OUT\_TIMER1CH2 equ 0 OUT\_TIMER2CH0 equ 0 OUT\_TIMER2CH1 equ 0 OUT\_TIMER2CH2 equ 0 OUT\_TIMER2CH3 equ 0 OUT\_TIMER2CH4 equ 0 ; Input channel data: IF IN\_TIMER1CH0 ;if true, choose timer 1, channel 0 IN\_TPMxSC equ **TPM1SC** IN\_TPMxCnSC TPM1C0SC equ TPM1C0VH IN\_TPMxCnVH equ ENDIF IF IN\_TIMER1CH1 ;if true, choose timer 1, channel 1 IN\_TPMxSC **TPM1SC** equ IN\_TPMxCnSC TPM1C1SC equ IN\_TPMxCnVH TPM1C1VH equ ENDIF IF IN\_TIMER1CH2 ;if true, choose timer 1, channel 2 IN\_TPMxSC equ **TPM1SC** TPM1C2SC IN\_TPMxCnSC equ TPM1C2VH IN\_TPMxCnVH equ ENDIF IF IN\_TIMER2CH0 ;if true, choose timer 2, channel 0 IN\_TPMxSC TPM2SC equ TPM2C0SC IN\_TPMxCnSC equ TPM2C0VH IN\_TPMxCnVH equ ENDIF IF IN\_TIMER2CH1 ;if true, choose timer 2, channel 1 IN\_TPMxSC TPM2SC equ IN\_TPMxCnSC TPM2C1SC equ TPM2C1VH IN\_TPMxCnVH equ ENDIF IN\_TIMER2CH2 ;if true, choose timer 2, channel 2 IF IN\_TPMxSC TPM2SC equ TPM2C2SC IN\_TPMxCnSC equ TPM2C2VH IN\_TPMxCnVH equ



AN2496/D

	ENDIF								
IN_TPMxSC IN_TPMxCnSC IN_TPMxCnVH	IF equ equ equ ENDIF	IN_TIMER2CH3 TPM2SC TPM2C3SC TPM2C3VH	;if	true,	choose	timer	2,	channel	3
IN_TPMxSC IN_TPMxCnSC IN_TPMxCnVH	IF equ equ equ ENDIF	IN_TIMER2CH4 TPM2SC TPM2C4SC TPM2C4VH	;if	true,	choose	timer	2,	channel	4
; Output char	nnel da	ta:							
OUT_TPMxSC OUT_TPMxCnSC OUT_TPMxCnVH OUT_TPMxCnVL OUT_TPMxMODH OUT_TPMxMODL	IF equ equ equ equ equ equ ENDIF	OUT_TIMER1CH0 TPM1SC TPM1C0SC TPM1C0VH TPM1C0VL TPM1MODH TPM1MODL	;if	true,	choose	timer	1,	channel	0
OUT_TPMxSC OUT_TPMxCnSC OUT_TPMxCnVH OUT_TPMxCnVL OUT_TPMxMODH OUT_TPMxMODL	IF equ equ equ equ equ equ ENDIF	OUT_TIMER1CH1 TPM1SC TPM1C1SC TPM1C1VH TPM1C1VL TPM1MODH TPM1MODL	;if	true,	choose	timer	1,	channel	1
OUT_TPMxSC OUT_TPMxCnSC OUT_TPMxCnVH OUT_TPMxCnVL OUT_TPMxMODH OUT_TPMxMODL	IF equ equ equ equ equ equ ENDIF	OUT_TIMER1CH2 TPM1SC TPM1C2SC TPM1C2VH TPM1C2VL TPM1MODH TPM1MODL	;if	true,	choose	timer	1,	channel	2
OUT_TPMxSC OUT_TPMxCnSC OUT_TPMxCnVH OUT_TPMxCnVL OUT_TPMxMODH OUT_TPMxMODL	IF equ equ equ equ equ equ ENDIF	OUT_TIMER2CH0 TPM2SC TPM2C0SC TPM2C0VH TPM2C0VL TPM2MODH TPM2MODL	;if	true,	choose	timer	2,	channel	0
OUT_TPMxSC OUT_TPMxCnSC	IF equ equ	OUT_TIMER2CH1 TPM2SC TPM2C1SC	;if	true,	choose	timer	2,	channel	1



AN2496/D Appendix B: HCS08 Assembly Code Example for RS-232

```
OUT_TPMxCnVH equ
                    TPM2C1VH
OUT_TPMxCnVL equ
                    TPM2C1VL
OUT_TPMxMODH equ
                    TPM2MODH
OUT_TPMxMODL equ
                    TPM2MODL
             ENDIF
             ΤF
                    OUT_TIMER2CH2 ; if true, choose timer 2, channel 2
OUT_TPMxSC
                    TPM2SC
             equ
OUT_TPMxCnSC equ
                    TPM2C2SC
OUT_TPMxCnVH equ
                    TPM2C2VH
OUT_TPMxCnVL equ
                    TPM2C2VL
OUT_TPMxMODH equ
                    TPM2MODH
OUT_TPMxMODL equ
                    TPM2MODL
             ENDIF
                    OUT_TIMER2CH3 ; if true, choose timer 2, channel 3
             IF
OUT_TPMxSC
            equ
                    TPM2SC
OUT_TPMxCnSC equ
                    TPM2C3SC
OUT_TPMxCnVH equ
                    TPM2C3VH
OUT_TPMxCnVL equ
                    TPM2C3VL
OUT_TPMxMODH equ
                    TPM2MODH
OUT_TPMxMODL equ
                    TPM2MODL
             ENDIF
                    OUT_TIMER2CH4 ; if true, choose timer 2, channel 4
             ΤF
OUT_TPMxSC
             equ
                    TPM2SC
OUT_TPMxCnSC equ
                    TPM2C4SC
OUT_TPMxCnVH equ
                    TPM2C4VH
OUT_TPMxCnVL equ
                    TPM2C4VL
OUT_TPMxMODH equ
                    TPM2MODH
OUT_TPMxMODL equ
                    TPM2MODL
             ENDIF
```

### Appendix B: HCS08 Assembly Code Example for RS-232

The following is the assembly code listing for trimming the internal oscillator to 243 kHz using a 9600-baud RS-232 terminal as the reference clock.

```
Metrowerks HC08-Assembler
(c) COPYRIGHT METROWERKS 1987-2003
Rel. Loc Obj. code
            Source line
-----
            _____
             1
             ;* Filename: 9S08GB_GT_IRGTRIM_9600.asm
                                    Copyright (c) 2003
  2
             3
             4
  5
            ;* Oscillator Trim Routine for 9S08GB/GT Family Bill Lucas/Scott Pape
            ;*
  б
  7
             ;* Rev: 1.0 Date: 18July2002 Scott Pape
```

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)



AN2496/D

;*	Rev: 1.1 Date: 2January2003 Bill Lucas Ported from QTx to 9S08GB/GT
;* ;* ;* ;* ;* ;*	This program, will trim the internal 243 kHz ICG reference oscillator. The ICG is set to run from the 243 kHz internal oscillator with the FLL engaged to clock the CPU bus at 1.6663 MHz. Timer 1 channel 0 is used to measure the period of an external 9600 baud calibration reference clock. Timer 1 channel 1 is used to output 10% of the 1.6663 MHz CPU bus frequency after the calibration process.
, ;* ;* ;* ;* ;*	The ICGTRM value is modified if the measured value is higher or lower than the expected value. Once the proper trim value is found, it is programmed into the NVICGTRIM (located at \$FFBE) storage location in Flash. The user code MUST copy the value of NVICGTRIM into the ICG ICGTRM register at the beginning of his application code.
, ^	
; * ; * ; * ; *	<ul> <li>Usage Notes:</li> <li>1. This program requires a 9600 baud reference signal connected to Timer 1, channel 0 (PTD0/TPM1CH0), or the timer of your choice.</li> <li>2. The program assumes Flash at location NVICGTRIM (\$FFBE) is erased.</li> </ul>
; * ; * ; *	<ol> <li>Code for this program is loaded into and executes in RAM.</li> <li>After loading the code into RAM and connecting the 9600 baud signal to timer 1 channel 0, through the debugger, execute a RESET and GO 80 command.</li> </ol>
;* ;* ;* ;* ;* ;*	5. At the conclusion of successful ICG calibration, 10% of the bus clock frequency will be outputto timer 1 channel 1 The frequency of timer 1 channel 1 will be very close to 166.63 kHz. If an error occurs because Flash at NVICGTRIM was not errased or a Flash programming error was detected timer 1 channel 1,will toggle in the range from 12.4 kHz to 20.8 kHz, indicating the error.
;*	***************************************
;*	***************************************
, * * * * * ; ; ; ; ; ; ; ; ; ; ; ; ; ;	Freescale reserves the right to make changes without further notice to any product herein to improve reliability, function, or design. Freescale does not assume any liability arising out of the application or use of any product, circuit, or software described herein; neither does it convey any license under its patent rights nor the rights of others. Freescale products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support life, or for any other application in which the failure of the Freescale product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale products for any such intended or unauthorized application, Buyer shall indemnify and hold Freescale and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale was negligent regarding the design or manufacture of the part.
	_



AN2496/D Appendix B: HCS08 Assembly Code Example for RS-232

63 ;\*
64 ;\* Freescale and the Freescale logo are registered trademarks

Metrowerks HC08-Assembler (c) COPYRIGHT METROWERKS 1987-2003

Rel.	Loc	Obj. code	Source line			
65			;* Freescale	, Inc.		
66			;*********	* * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
67			;			
68			;*** include	9S08GB	60 equate fil	e ************************************
69				4 7 7	- "000000C01	
/0				includ	e "9508GB60VI	r3.inc" /1/0 definitions
71			' :*** Poginin	a of BA	M Momorry ****	* * * * * * * * * * * * * * * * * * * *
72			, and beginnin	y ol ka	ммещоту	
74				ora	RamStart	
75	0080	20 06		bra	Start	
76			;			
77			;*** equates	for RA	M variables a	nd Constants ************************************
78						
79	0082		SyncOffsetH:	ds	1	;Timer offset hi byte
80	0083		SyncOffsetL:	ds	1	;Timer offset lo byte
81	0084		ActualH:	ds	1	;Timer count hi byte
82	0085		ActualL:	ds	1	;Timer count lo byte
83	0086		Delta:	ds	1	;Actual delta from expected
84	0087		LoopCnt:	ds	1	;Count how many measurements taken
85					* 0	
86		0000 0000	Adjust:	equ	\$U ¢1	Adjust offset to get val \$100-\$1FF
8/		0000 0001	ExpectedH:	equ	ST SED Adiuat	Figure 15 \$104->182, Ideal = \$158
00 80		0000 005B	ExpectedL.	equ	\$5B-AUJUSU \$975	This will work for CR/CT 32 or 60
90			byte nom:	equ	\$20	Command to program a single byte
91			zero:	ean	0	Constant 0
92		0000 0001	one:	equ	1	;Constant 1
93		0000 0004	four:	equ	4	;Constant 4
94		0000 0031	forty_nine	equ	49	;Constant 49
95						
96			;****** inc	lude "9	S08GB_GT_Time:	r_Selection.inc" ;IC/OC timer ******
100						
101			;*** Main **	* * * * * * *	* * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
102						
103	0088	45 087F	Start:	ldhx	#stack	
104	008B	94		txs		;SP<-(H:X)
105	0080	C6 1802		Ida	SOPT	
105 107	0085	A4 42		and	# ( mCOPT   mBKG.	UPE) :diashla tha COD
100	0091	C/ 1802		sta	SOPI	alsable the COP
100	0094	6F 08 30		mov	HMCIKSA OUT	TDMySC : Hap BUSCLK as timer clock
110	0004	оп оо <u>э</u> о				TIME FOR DODELIC AS CIMEL CLOCK
111	0097	6E 28 48		mov	#(mREFS mCLK	S0),ICGC1 ;xtal and FLL internal
112	009A	6E 12 49		mov	#(mMFD0 mRFD	1),ICGC2 ;multiply by 6 and div by 4
113	009D	07 4A FD	lock_loop:	brclr	LOCK, ICGS1, 1	ock_loop ;wait for FLL lock @ 1.6 MHz



114							
115	00A0	C6	FFBE		lda	NVICGTRIM	;Current stored Trim value.
116	00A3	43			coma		;\$FF -> \$00
117	00A4	26	6D		bne	Trim_error	; If Trim <> \$FF, Not erased skip cal
118							
119	00A6	3F	87		clr	LoopCnt	;Initialize the iteration counter
120	00A8	3F	84	TryAgain:	clr	ActualH	
121	00AA	3F	85		clr	ActualL	
122	00AC	3F	86		clr	Delta	
123	00AE	3C	87		inc	LoopCnt	;Increment iteration count
124							
125	00B0	6E	08 30		mov	#(mCLKSA),IN_7	IPMxSC ;bus clk & div by 1
126	00B3	бE	04 35		mov	#mELS1A,IN_TPM	MxCnSC ;capture on rising edge only
127							
128	00B6	В6	35		lda	IN_TPMxCnSC	;dummy read of the status register
129	00B8	1F	35		bclr	CHOF, IN_TPMxCr	nSC ; complete clearing if it was set
130				loop:			
131	00BA	CD	0173		jsr	read_timer	;get the first edge

Metrowerks HC08-Assembler (c) COPYRIGHT METROWERKS 1987-2003

Rel.	Loc	0b	j. (	code	Source line			
132	00BD	35	82			sthx	SyncOffsetH	;save for later
133	00BF	CD	017	73		jsr	read_timer	;get the second edge
134	00C2	9F				txa		;low byte of secont edge time
135	00C3	в0	83			sub	SyncOffsetL	;compute the time difference
136	00C5	в7	85			sta	ActualL	;low byte of Actual
137	00C7	8B				pshh		;high byte of second edge time
138	00C8	86				pula		
139	00C9	в2	82			sbc	SyncOffsetH	
140	00CB	В7	84			sta	ActualH	;high byte of Actual
141	00CD	в6	85			lda	ActualL	;Adjust the Actual value so
142	00CF	A0	00			sub	#Adjust	;the range fits into 1 byte
143	00D1	в7	85			sta	ActualL	
144	00D3	A1	5B			cmp	#ExpectedL	;Compare Actual with Expected value
145	00D5	27	55			beq	GotTrim	;If equal, osc is trimmed!
146	00D7	25	1D			blo	TooSlow	;If lower, osc is too slow
147	00D9	A0	5B			sub	#ExpectedL	;Otherwise, osc is too fast
148	00DB	В7	86			sta	Delta	;Calculate Delta from Act-Exp
149	00DD	В6	4E			lda	ICGTRM	
150	00DF	A1	$\mathbf{FF}$			cmp	#\$FF	;Check if trim=\$FF
151	00E1	27	49			beq	GotTrim	;if true, can't slow more
152	00E3	0A	87	46		brset	5,LoopCnt,Got	Frim ;bit5=32 loops=limit
153	00E6	09	87	03		brclr	4,LoopCnt,AddI	Delta ;bit4 = 16 loops
154	00E9	бE	01	86		mov	#\$01,Delta	;after 8 loops, just add 1
155	00EC	BB	86		AddDelta:	add	Delta	;acca still has OSCTRIM
156	00EE	24	02			bcc	AddTrim	;did carry bit get set?
157	00F0	A6	$\mathbf{FF}$			lda	#\$FF	;if carry set, max osctrim
158	00F2	в7	4E		AddTrim:	sta	ICGTRM	;Trim increases to slow freq
159	00F4	20	в2			bra	TryAgain	;Try new value
160	00F6	A6	5B		TooSlow:	lda	#ExpectedL	
161	00F8	в0	85			sub	ActualL	



AN2496/D Appendix B: HCS08 Assembly Code Example for RS-232

162 00FA B7 86 Delta ;Calculate Delta from Exp-Act sta 163 00FC B6 4E lda ICGTRM 164 00FE 27 2C beq GotTrim ; if true, can't speed-up more 165 0100 OA 87 29 brset 5,LoopCnt,GotTrim ;bit5=32 loops=limit 166 0103 09 87 03 brclr 4,LoopCnt,SubDelta ;bit4 = 16 loops 167 0106 6E 01 86 #\$01,Delta ;after 8 loops, just add 1 mov 168 0109 B0 86 SubDelta: Delta sub 169 010B 24 02 SubTrim ;did carry bit get set? bcc 170 010D A6 FF lda #\$FF ; if carry set, min osctrim 171 010F B7 4E SubTrim: ICGTRM sta 172 0111 20 95 bra TryAgain 173 174 ;\*\*\*\*\*\* Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error \*\*\*\*\* ;\* There are two reasons to be here: 175 176 ;\* 1). NVICGTRIM is not errased 177 ;\* 2). There was a Flash error during prog'ing. This error is rare. 178 179 ; The following timer code will output 1% of the CPU BUSCLOCK to 180 ; the selected output compare channel for ICG frequency monitoting 181 182 0113 C6 FFBE Trim\_error: lda NVICGTRIM ;Current Trim value. 183 0116 B7 4E ICGTRM ;Use the value that's there sta 184 0118 6E 08 30 #mCLKSA,OUT\_TPMxSC ;Use BUSCLK as timer clock mov 185 011B 6E 14 38 #(mMS1A|mELS1A),OUT\_TPMxCnSC ;Toggle on output cmp mov 186 011E 6E 00 33 #zero,OUT\_TPMxMODH mov 187 0121 6E 31 34 #forty\_nine,OUT\_TPMxMODL ;Timer modulo reg = 49 mov 188 0124 6E 00 39 mov #zero,OUT\_TPMxCnVH 189 0127 6E 01 3A #one,OUT\_TPMxCnVL ;Timer output compare at 1 mov 190 012A 20 FE bra ;Let the output TPM pin toggle Ś 191 ;at 1% of BUSCLOCK to indicate error 192 193 194 195 012C AD 16 GotTrim: bsr PrgTrim ; Program the Trim value Metrowerks HC08-Assembler (c) COPYRIGHT METROWERKS 1987-2003 Rel. Loc Obj. code Source line 196 012E C6 FFBE lda NVICGTRIM ;Read value from Flash to make sure 197 0131 B7 4E ICGTRM ;Verf trim value is prog'ed in flash sta 198 199 ; The following timer code will output 10% of the CPU BUSCLOCK to 200 ; the selected output compare channel for ICG frequency monitoting 201 202 0133 6E 14 38 #(mMS1A|mELS1A),OUT\_TPMxCnSC ;Toggle on output cmp mov 203 0136 6E 00 33 mov #zero,OUT\_TPMxMODH 204 0139 6E 04 34 mov #four,OUT\_TPMxMODL ;Timer modulo register = 4 205 013C 6E 00 39 mov #zero,OUT\_TPMxCnVH 206 013F 6E 01 3A #one,OUT\_TPMxCnVL ;Timer output compare at 1 mov 207 208 0142 20 FE ;Let selected output TPM pin toggle bra Ś 209 ; at 10% of BUSCLOCK to indicate completion



AN2496/D

210				
211				
212	;*** Subrout	ines Pr	ogTrim ******	* * * * * * * * * * * * * * * * * * * *
213	;* Changed f	or GB/G	T Flash WLL	
214	; PrgTrim:			
215	; Programs t	he valu	e in the ICGTE	RM register into the reserved Flash
216	; location f	or the	trim value, N	/ICGTRIM @ \$FFBE.
217	; Entry Cond	litions:		
218	; 1. The NV	ICGTRIM	I (\$FFBE) locat	tion in flash is erased (\$FF).
219	; 2. The IC	GTRM re	gister contair	ns the desired trim value.
220	;			
221	; Exit condi	tions:		
222	; 1. NVICGT	RIM is	programmed wit	th the value in ICGTRM.
223	; 2. ICGTRM	l is not	modified.	
224	; 3. no reg	isters	altered	
225	;			
226				
227 0144 87	PrgTrim:	psha		
228 0145 A6 30		lda	#mFPVIOL mFAC	CCERR ;error flag bits to clear if set
229 0147 C7 1825		sta	FSTAT	;clear any error flags
230 014A A6 08		lda	#mDIV3	;1.666 MHz/8+1 = 185Khz Flash clock
231 014C C7 1820		sta	FCDIV	;divide by 8+1 for 1.66 MHz bus.
232	i		This is	normally done at start-up, however we
233	i		will in	itialize here to only program one byte
234 014F B6 4E		lda	ICGTRM	;trim value
235 0151 C7 FFBE		sta	NVICGTRIM	;place in Flash
236 0154 A6 20		lda	#byte_pgm	;page write command
237 0156 C7 1826		sta	FCMD	; initiate the programming sequence
238 0159 C6 1825		lda	FSTAT	
239 015C AA 80		ora	#mFCBEF	
240 015E C7 1825		sta	FSTAT	;launch the command
241 0161 21 FE		brn	*	;burn bus cycs before chking status
242 0163 C6 1825		lda	FSTAT	;look at status register for errors
243 0166 A4 30		and	#mFPVIOL   mFAC	CCERR ;error flag bits
244 0168 26 A9		bne	Trim_error	;check for programming errors
245 016A C6 1825	pgm_loop:	lda	FSTAT	;wait around unil prog'ing complete
246 016D A4 40		and	#mFCCF	;command complete yet?
247 016F 27 F9		beq	pgm_loop	;not done yetloop until complete
248 0171 86		pula		
249 0172 81	EndPrgTrim:	rts		;done
250				
251	;*** Subrout	ine rea	d_timer *****	* * * * * * * * * * * * * * * * * * * *
252	;* Changed f	or TB/G	T device WLL	
253	; read_timer	:		
254	; Waits for	a refer	ence clock pos	sitive giong edge, reads the captured
255	; value into	н:х, с	lears the inpu	at capture flag and returns the timer
256	; capture va	lue in	register H:X.	
257	; Entry Cond	itions:		
258	; None			
259	;			

Metrowerks HC08-Assembler (c) COPYRIGHT METROWERKS 1987-2003

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)



AN2496/D Appendix C: HCS08 Assembly Code Example for 60 Hz

Rel.	Loc Obj. code	Source line		
260		; Exit condi	tions:	
261		; Register	A destr	oyed, register X contains the captured timer value
262		;		
263				
264	0173 OF 35 FD	read_timer:	brclr	CHOF,IN_TPMxCnSC,read_timer ;loop until see edge
265	0176 55 36		ldhx	IN_TPMxCnVH ;get the counter value
266	0178 B6 35		lda	IN_TPMxCnSC ;dummy read of the status register
267	017A 1F 35		bclr	CHOF,IN_TPMxCnSC ;complete the clearing process
268	017C 81		rts	
269				

### Appendix C: HCS08 Assembly Code Example for 60 Hz

The following is the assembly code listing for trimming the internal oscillator to 243 kHz using a 60-Hz square wave as the reference clock.

Metrowerks HC08-Assem (c) COPYRIGHT METROWER	bler RKS 1987-2003
Rel. Loc Obj. code	Source line
1	 ; * * * * * * * * * * * * * * * * * * *
2	;* Filename: 9S08GB_GT_IRGTRIM_60.asm Copyright (c) Freescale 2003
3	; * * * * * * * * * * * * * * * * * * *
4	; * * * * * * * * * * * * * * * * * * *
5	;* Oscillator Trim Routine for 9S08GB/GT Family Bill Lucas/Scott Pape
6	;*
7	;* Rev: 1.0 Date: 18July2002 Scott Pape
8	;* Rev: 1.1 Date: 2January2003 Bill Lucas Ported from QTx to 9S08GB/GT
9	;*
10	;* This program, will trim the internal 243 kHz ICG reference
11	;* oscillator. The ICG is set to run from the 243 kHz internal
12	;* oscillator with the FLL engaged to clock the CPU bus at 1.6663 MHz.
13	;* Timer 1 channel 0 is used to measure the period of an external
14	;* 60 Hz reference clock. Timer 1 channel 1 is used to output 10% of
15	;* the 1.6663 MHz CPU bus frequency after the calibration process.
16	;*
17	;* The ICGTRM value is modified if the measured value is higher or
18	;* lower than the expected value. Once the proper trim value is found,
19	i* it is programmed into the NVICGTRIM (located at SFFBE) storage
20	it into the IGG IGGTEM user code MUST copy the value of NVICGTRIM
21	, Into the ICG ICGIRM register at the beginning of his application
22	, * Code.
23	/°
24	, Usage Notes.
25	* Timer 1 dearnel 0 (DTD0/TDM1CU0) or the timer of your choice
20	* 2 The program accumes Flach at location NULCCEPIM (CEEPE) is
27	/ 2. The program assumes reash at incation invitority (SFFBE) is
20	r elaseu.

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)

For More Information On This Product, Go to: www.freescale.com



AN2496/D

29	;* 3. Code for this program is loaded into and executes in RAM.
30	;* 4. After loading the code into RAM and connecting the 9600 baud
31	;* signal to timer 1 channel 0, through the debugger, execute a
32	;* RESET and GO 80 command.
33	;* 5. At the conclusion of successful ICG calibration, 10% of the bus
34	;* clock frequency will be outputto timer 1 channel 1 The frequency
35	;* of timer 1 channel 1 will be very close to 166.63 kHz. If an
36	;* error occurs because Flash at NVICGTRIM was not errased or a
37	;* Flash programming error was detected timer 1 channel 1,will
38	;* toggle in the range from 12.4 kHz to 20.8 kHz, indicating the
39	;* error.
40	; * * * * * * * * * * * * * * * * * * *
41	; * * * * * * * * * * * * * * * * * * *
42	;*
43	;* Freescale reserves the right to make changes without further notice
44	;* to any product herein to improve reliability, function, or design.
45	;* Freescale does not assume any liability arising out of the
46	;* application or use of any product, circuit, or software described
47	;* herein; neither does it convey any license under its patent rights
48	;* nor the rights of others. Freescale products are not designed,
49	;* intended, or authorized for use as components in systems intended
50	;* for surgical implant into the body, or other applications intended
51	;* to support life, or for any other application in which the failure
52	;* of the Freescale product could create a situation where personal
53	;* injury or death may occur. Should Buyer purchase or use Freescale
54	;* products for any such intended or unauthorized application. Buver
55	;* shall indemnify and hold Freescale and its officers, employees,
56	;* subsidiaries, affiliates, and distributors harmless against all
57	;* claims, costs, damages, and expenses, and reasonable attorney fees
58	;* arising out of, directly or indirectly, any claim of personal
59	;* injury or death associated with such unintended or unauthorized
60	;* use, even if such claim alleges that Freescale was negligent
61	;* regarding the design or manufacture of the part.
62	;*
63	;* Freescale and the Freescale logo are registered trademarks of
64	;* Freescale. Inc.
Metrowerks HC08-Assem	bler
(c) COPYRIGHT METROWE	RKS 1987-2003
Rel. Loc Obj. code	Source line
65	; * * * * * * * * * * * * * * * * * * *
66	;
67	;*** include 9S08GB60 equate file ************************************

include "9S08GB60v1r3.inc" ;I/O definitions ;

70			;
71			;*** Begining of RAM Memory ************************************
72			
73			org RamStart
74 0	080 20	06	bra Start
75			;
76			;*** equates for RAM variables and Constants ******************************

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)

For More Information On This Product, Go to: www.freescale.com

68 69



77							
78	0082			SyncOffsetH:	ds	1	;Timer offset hi byte
79	0083			SyncOffsetL:	ds	1	Timer offset lo byte
80	0084			ActualH:	de	1	Timer count hi byte
Q1	0001			ActualI:	de	1	Timer count lo byte
01	00005			Dolto:	da	1	Actual dolta from orregated
04	0000			Della.	us	1	Actual delta from expected
83	0087			LoopCnt:	as	T	; Count now many measurements taken
84							
85		000	0 001F	Adjust:	equ	Ş1F'	Adjust offset to get val \$100-\$1FF
86		000	0 0001	ExpectedH:	equ	\$1	;range is \$145->21E, ideal \$1B2
87		000	0 0093	ExpectedL:	equ	\$B2-Adjust	;Expected Timer value if trimmed
88		000	0 087F	stack:	equ	\$87F	;This will work for GB/GT 32 or 60
89		000	0 0020	byte_pgm:	equ	\$20	;Command to program a single byte
90		000	0 0000	zero:	equ	0	;Constant 0
91		000	0 0001	one:	equ	1	;Constant 1
92		000	0 0004	four:	eau	4	;Constant 4
93		000	0 0031	forty nine	ean	49	Constant 49
94		000	0 0001	10107_11110	044		
95				********* inc	nlude "O	CORCE CT Timer	Selection incl. :IC/OC timer *******
90			,	, IIIC	sinde 9	SUOGE_GI_IIIIEI	
100				• + + + • • • - + + + •	د ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ	• • • • • • • • • • • • • • • • •	
100				;*** Main ***	* * * * * * * * *	* * * * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * * * * * *
101							
102	0088	45	087F	Start:	ldhx	#stack	
103	008B	94			txs		;SP<-(H:X)
104	008C	C6	1802		lda	SOPT	
105	008F	Α4	42		and	#(mCOPT mBKGDP	PE)
106	0091	C7	1802		sta	SOPT	;disable the COP
107							
108	0094	бE	08 30		mov	#mCLKSA,OUT_TP	MxSC ;Use BUSCLK as timer clock
109							
110	0097	6E	28 48		mov	#(mREFS mCLKS0	),ICGC1 ;xtal and FLL internal
111	A000	6E	12 49		mov	#(mMFD0 mRFD1)	ICGC2 ;multiply by 6 and div by 4
112	0091	07	42 FD	lock loon:	brclr	LOCK TCGS1 loc	$r_{\rm r}$ loop ; wait for EU. lock @ 1 6 MHz
112	0000	07	IA ID	10CK_100p.	DICII	LOCK, ICODI, IOC	X_100p /wait for Full fock @ 1.0 Fmz
114	0070	ae	PPP		lda		Quement stand Thim walue
115	00A0	42	FFBE		Iua	NVICGIRIM	dan i doo
115	00A3	43			coma		7\$FF -> \$00
116	00A4	26	6D		bne	Trim_error	; If Trim <> \$FF, Not erased skip cal
117							
118	00A6	3F	87		clr	LoopCnt	;Initialize the iteration counter
119	00A8	3F	84	TryAgain:	clr	ActualH	
120	00AA	3F	85		clr	ActualL	
121	00AC	3F	86		clr	Delta	
122	00AE	3C	87		inc	LoopCnt	;Increment iteration count
123							
124	00B0	6E	0E 30		mov	#(mCLKSA mPS2	mPS1).IN TPMxSC ; bus clk & div bv 64
125	00B3	6E	04 35		mov	#mELS1A.IN TPM	IxCnSC ; capture on rising edge only
126	0023	01	01 33		1110 V	[[[[[]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]]	mende , capture on ribing tage only
127	0006	BE	35		lda	TN TDMyCncc	dummy read of the status register
100	0000	10	35		ruu hal∽	CUUE IN TOW-C~	second to the status register
120	0080	тг	50	leen	DCIT	CHUF, IN_IPMXCH	ise reompiece creating if it was set
120	0057	ar	0172	тоор.	÷		inch the first ada-
130	UUBA	CD	U1/3		jsr	read_timer	get the first eage
131	UUBD	35	82		sthx	SyncOiisetH	;save for later

Metrowerks HC08-Assembler



(c) COPYRIGHT METROWERKS 1987-2003

Rel. Loc Obj. code Source line	
132 00BF CD 0173 jsr read_timer ;get the second edge	
133 00C2 9F txa ;low byte of secont edge tir	ne
134 00C3 B0 83 sub SyncOffsetL ; compute the time difference	5
135 00C5 B7 85 sta ActualL ;low byte of Actual	
136 00C7 8B pshh ;high byte of second edge t:	.me
137 00C8 86 pula	
138 00C9 B2 82 sbc SyncOffsetH	
139 OOCB B7 84 sta ActualH ;high byte of Actual	
140 00CD B6 85 lda ActualL ;Adjust the Actual value so	
141 OOCF AO 1F sub #Adjust ;the range fits into 1 by	rte
142 00D1 B7 85 sta ActualL	
143 00D3 A1 93 cmp #ExpectedL ;Compare Actual with Expected	ed value
144 00D5 27 52 beq GotTrim ;If equal, osc is trimmed!	
145 00D7 25 1D blo TooSlow ;If lower, osc is too slow	
146 00D9 A0 93 sub #ExpectedL ;Otherwise, osc is too fast	
147 00DB B7 86 sta Delta ;Calculate Delta from Act-E:	rp
148 00DD B6 4E lda ICGTRM	
149 OODF A1 FF cmp #\$FF ;Check if trim=\$FF	
150 00E1 27 46 beq GotTrim ;if true, can't slow more	
151 00E3 0A 87 43 brset 5,LoopCnt,GotTrim ;bit5=32 loops=limit	
152 00E6 09 87 03 brclr 4,LoopCnt,AddDelta ;bit4 = 16 loops	
153 00E9 6E 01 86 mov #\$01,Delta ;after 8 loops, just add 1	
154 00EC BB 86 AddDelta: add Delta ;acca still has OSCTRIM	
155 00EE 24 02 bcc AddTrim ;did carry bit get set?	
156 00F0 A6 FF lda #\$FF ;if carry set, max osctrim	
157 00F2 B7 4E AddTrim: sta ICGTRM ;Trim increases to slow free	1
158 00F4 20 B2 bra TryAgain ;Try new value	
159 00F6 A6 93 TooSlow: lda #ExpectedL	
160 00F8 B0 85 sub ActualL	
161 00FA B7 86 sta Delta ;Calculate Delta from Exp-Ac	:t
162 OOFC B6 4E lda ICGTRM	
163 00FE 27 29 beq GotTrim ;if true, can't speed-up mo	e
164 0100 0A 87 26 brset 5,LoopCnt,GotTrim ;bit5=32 loops=limit	
165 0103 09 87 03 brclr 4,LoopCnt,SubDelta ;bit4 = 16 loops	
166 0106 6E 01 86 mov #\$01,Delta ;after 8 loops, just add 1	
167 0109 B0 86 SubDelta: sub Delta	
168 010B 24 02bccSubTrim;did carry bit get set?	
169 010D A6 FF lda #\$FF ;if carry set, min osctrim	
170 010F B7 4E SubTrim: sta ICGTRM	
171 0111 20 95 bra TryAgain	
171 0111 20 95 bra TryAgain 172	
171 0111 20 95       bra TryAgain         172       ;****** Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error         173       ;****** Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error	or *****
171 0111 20 95braTryAgain172if we have an error173;******* Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error174;* There are two reasons to be here:175if we have an error	)r *****
171 0111 20 95bra TryAgain172173173;****** Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error174;* There are two reasons to be here:175;* 1). NVICGTRIM is not errased176:* 2). There are a Flack error during marking marking marking for the error of the error	or *****
171 0111 20 95braTryAgain172173;****** Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error174;* There are two reasons to be here:175;* 1). NVICGTRIM is not errased176;* 2). There was a Flash error during prog'ing. This error is	or ***** rare.
171 0111 20 95bra TryAgain172173;****** Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error174;* There are two reasons to be here:175;* 1). NVICGTRIM is not errased176;* 2). There was a Flash error during prog'ing. This error is177: The following timer code will entrut 1% of the CDU DUCCLOCK	or ****** rare.
171 0111 20 95bra TryAgain172173;****** Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error174;* There are two reasons to be here:175;* 1). NVICGTRIM is not errased176;* 2). There was a Flash error during prog'ing. This error is177;* The following timer code will output 1% of the CPU BUSCLOCK178;* the selected output compare channel for ICC fractioner: marity	or ****** rare. to
171 0111 20 95bra TryAgain172173;****** Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error174;* There are two reasons to be here:175;* 1). NVICGTRIM is not errased176;* 2). There was a Flash error during prog'ing. This error is177;* The following timer code will output 1% of the CPU BUSCLOCK179; the selected output compare channel for ICG frequency monitor	or ****** rare. to oting
171 0111 20 95bra TryAgain172173;****** Toggle PTD1 @ 12.4 kHz to 20.8 kHz if we have an error174;* There are two reasons to be here:175;* 1). NVICGTRIM is not errased176;* 2). There was a Flash error during prog'ing. This error is177;* The following timer code will output 1% of the CPU BUSCLOCK179; the selected output compare channel for ICG frequency monitor1810113 C6 FERE	or ****** rare. to oting

Calibrating the MC9S08GB/GT Internal Clock Generator (ICG)



AN2496/D Appendix C: HCS08 Assembly Code Example for 60 Hz

183 0118 6E 14 38 #(mMS1A|mELS1A),OUT\_TPMxCnSC ;Toggle on output cmp mov 184 011B 6E 00 33 #zero,OUT\_TPMxMODH mov 185 O11E 6E 31 34 mov #forty\_nine,OUT\_TPMxMODL ;Timer modulo reg = 49 186 0121 6E 00 39 mov #zero,OUT\_TPMxCnVH 187 0124 6E 01 3A mov #one,OUT\_TPMxCnVL ;Timer output compare at 1 188 0127 20 FE ;Let the output TPM pin toggle bra Ś 189 ;at 1% of BUSCLOCK to indicate error 190 191 192 193 0129 AD 19 GotTrim: bsr PrgTrim ; Program the Trim value 194 012B C6 FFBE lda ;Read value from Flash to make sure NVICGTRIM 195 012E B7 4E TCGTRM ;Verf trim value is prog'ed in flash sta

Metrowerks HC08-Assembler (c) COPYRIGHT METROWERKS 1987-2003

Rel. Loc Obj. code Source line \_\_\_\_\_ \_\_\_\_\_ 196 197 ; The following timer code will output 10% of the CPU BUSCLOCK to 198 ; the selected output compare channel for ICG frequency monitoting 199 200 0130 6E 08 30 #(mCLKSA),IN\_TPMxSC ;bus clk mov 201 0133 GE 14 38 #(mMS1A|mELS1A),OUT\_TPMxCnSC ;Toggle on output cmp mov 202 0136 6E 00 33 mov #zero,OUT\_TPMxMODH 203 0139 6E 04 34 #four,OUT\_TPMxMODL ;Timer modulo register = 4 mov 204 013C 6E 00 39 mov #zero,OUT\_TPMxCnVH 205 013F 6E 01 3A mov #one,OUT\_TPMxCnVL ;Timer output compare at 1 206 207 0142 20 FE ;Let selected output TPM pin toggle bra Ś 208 ; at 10% of BUSCLOCK to indicate completion 209 210 211 212 ;\* Changed for GB/GT Flash WLL 213 ; PrgTrim: 214 ; Programs the value in the ICGTRM register into the reserved Flash 215 ; location for the trim value, NVICGTRIM @ \$FFBE. 216 ; Entry Conditions: 217 1. The NVICGTRIM (\$FFBE) location in flash is erased (\$FF). ; 218 2. The ICGTRM register contains the desired trim value. ; 219 ; 220 ; Exit conditions: 221 ; 1. NVICGTRIM is programmed with the value in ICGTRM. 222 ; 2. ICGTRM is not modified. 223 3. no registers altered ; 224 ; 225 226 0144 87 PrgTrim: psha 227 0145 A6 30 lda #mFPVIOL | mFACCERR ; error flag bits to clear if set 228 0147 C7 1825 sta FSTAT ;clear any error flags 229 014A A6 08 lda #mDIV3 ;1.666 MHz/8+1 = 185Khz Flash clock 230 014C C7 1820 ; divide by 8+1 for 1.66 MHz bus. FCDIV sta

\_\_\_\_\_



AN2496/D

231				;		This is r	normally done at start-up, however we	
232				;		will ini	tialize here to only program one byte	
233	014F	B6 4	4E		lda	ICGTRM	;trim value	
234	0151	C7 I	FFBE		sta	NVICGTRIM	;place in Flash	
235	0154	A6 2	20		lda	#byte_pgm	;page write command	
236	0156	C7 1	1826		sta	FCMD	; initiate the programming sequence	
237	0159	C6 1	1825		lda	FSTAT		
238	015C	AA 8	30		ora	#mFCBEF		
239	015E	C7 1	1825		sta	FSTAT	;launch the command	
240	0161	21 E	FE		brn	*	;burn bus cycs before chking status	
241	0163	C6 1	1825		lda	FSTAT	;look at status register for errors	
242	0166	A4 3	30		and	#mFPVIOL   mFAC	CERR ;error flag bits	
243	0168	26 <i>I</i>	A9		bne	Trim_error	;check for programming errors	
244	016A	C6 1	1825	pgm_loop:	lda	FSTAT	;wait around unil prog'ing complete	
245	016D .	A4 4	40		and	#mFCCF	;command complete yet?	
246	016F	27 E	<b>7</b> 9		beq	pgm_loop	;not done yetloop until complete	
247	0171	86			pula			
248	0172	81		EndPrgTrim:	rts		;done	
249								
250				;*** Subrout	ine rea	d_timer ******	* * * * * * * * * * * * * * * * * * * *	
251				;* Changed for TB/GT device WLL				
252				; read_timer	:			
253				; Waits for	a refer	ence clock pos:	itive giong edge, reads the captured	
254				; value into H:X, clears the input capture flag and returns the timer				
255				; capture value in register H:X.				
256				; Entry Conditions:				
257				; None				
258				;				
259				; Exit condi	tions:			
Metro	werks	HC08	8-Assemb	ler				
(c) C(	OPYRIG	HT N	METROWER	KS 1987-2003				

Rel. Loc Obj. code	Source line	
260 261 262	; Register A dest ;	royed, register X contains the captured timer value
262 263 0173 OF 35 FD 264 0176 55 36	read_timer: brclr ldhx	CH0F,IN_TPMxCnSC,read_timer ;loop until see edge IN_TPMxCnVH ;get the counter value
265 0178 B6 35 266 017A 1F 35	lda bolr	IN_TPMxCnSC ;dummy read of the status register CHOF.IN_TPMxCnSC ;complete the clearing process
267 017C 81 268	rts	····· , -·· <u> </u>



AN2496/D Appendix C: HCS08 Assembly Code Example for 60 Hz



#### How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

AN2496/D 6/2003

