AN250
PCA8550 4-bit multiplexed/1-bit latched
5-bit \( \text{I}^2\text{C} \) EEPROM

Shareef M. Batata,  
Philips PC Motherboard ICs  
Technical Marketing, Sunnyvale, California

1998 Oct 01
OVERVIEW

The PCA8550 enables single chip P6 (Pentium Pro or Pentium II) jumperless processor frequency configuration. This application note describes such configuration by presenting an outline, a block diagram, and a usage model of the PCA8550 in comparison with alternative solutions. Disadvantages of these alternatives are also addressed.

INTRODUCTION

As the block diagram in Figure 1 illustrates, the PCA8550 consists of eight stages which are conveniently grouped into one integrated circuit. These 8 stages are listed below.

The PCA8550’s Eight Stages:

1. Nine internal pull–ups (10–150 Ω) on the four pass-through inputs to avoid floats
2. I^2C interface logic to communicate between the two I^2C inputs and the 5-bit E^2PROM
3. A 5-bit E^2PROM to store the packets transferred through the I^2C inputs SCL and SDA
4. Five AND gates to drive the E^2PROM outputs (Q0 – Q4) low upon override
5. A 4–bit mux to select between E^2PROM outputs (Q0–Q3) and the pass–through inputs
6. A 1–bit latch to retain the value of the 5th E^2PROM output, NON_MUXED_OUT (Q4)
7. A 1–bit inverter to enable this latch upon request (of the MUX_SELECT pin)
8. A 4–bit buffer to convert the 3.3V CMOS multiplexer outputs into 2.5V outputs

As the block diagram in Figure 2 illustrates, alternatives to the PCA8550 are inferior with regards to real estate cost, component cost, utilization, functionality and reliability.

Disadvantages of Using Alternative Solutions to the PCA8550:

1. Real estate cost: required motherboard area triples due to 8 separate parts
2. Component cost: total price doubles due to non–integrated implementation
3. Utilization: jumpers are much less user–friendly than the E^2PROM writable via the I^2C
4. Reliability: mechanical systems will wear out while E^2PROM is rated at 10,000+ cycles
5. Functionality: no latched output provided (e.g., the non-muxed-out, NMO)
6. Protection: no write protect or override to automatically clear jumpers provided

Alternatives to the PCA8550 vary but they all face the same limitations described above. One possible alternative includes the following stages.

The PCA8550 Alternative’s Possible Stages:

- A four line jumper bank to retain four fixed values
- Four pull–ups (4.7 kΩ) on the jumper bank lines to assert logic high levels
- Four pull–ups (2.7 kΩ) on the pass–through inputs to avoid floats
- An 8-bit buffer (74LVC3244) to enable the jumper lines or the pass-through inputs
- A 6-bit buffer inverter to generate active high/low nibble enables for the 8-bit buffer (74HCT14)
- Two pull–ups (10 kΩ) on the two (inverted and non-inverted) nibble enables
- A 4-bit buffer to wire-AND the 8-bit buffer nibble outputs together (74F07)
- Four pull–ups (330 Ω) on the 4-bit buffer to drive the outputs to 2.5V levels
Figure 1. The PCA8550 Block Diagram
GENERAL USAGE

The PCA8550 allows a P6 motherboard to run processors at different frequencies as follows. Each processor core (internal) frequency is a multiple of the front–side system bus (FSB) frequency. To logically represent this FSB multiple (FSBM) requires four pins (labeled pins 3:0 below) that were not defined in the original Pentium pinout.

Consequently, four processor pins should be multiplexed to double up in functionality depending on the state of reset. Intel has traditionally used the pins A20M#, IGNNE#, LINT0/NMI, and LINT1/INTR. Upon reset these four signals represent the FSBM (see Table 1). After reset these four signals default to their original functionalities (see Table 2).

Furthermore, P6 processors do not possess unique tags to identify their frequencies. As a result, OEMs/end users need to configure processor frequencies manually. The brute force method to do this is to use three glue logic parts (74HCT14, 74LVC3244, 74F07 and their corresponding pull–ups) and four jumpers that pull up/down the FSBM pins.

A cleaner, integrated solution implements the PCA8550’s E²PROM to allow on the fly reprogrammability of the four FSBM pins using the I²C System Management Bus. The E²PROM moves the hassle of processor frequency configuration from hardware (jumper bank) to software (BIOS) simplifying production testing and end user upgrades.
Table 1. Front-Side System Bus Multiple Function table

<table>
<thead>
<tr>
<th>FSBM For</th>
<th>Pentium Pro/FSB</th>
<th>FSBM For</th>
<th>Pentium II/FSB</th>
<th>Pentium Pro Frequencies (MHz)</th>
<th>Pentium II Frequencies (MHz)</th>
<th>(INTR/LINT[1])</th>
<th>(NMI/LINT[0])</th>
<th>(IGNNE#)</th>
<th>(A20M#)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pentium Pro</td>
<td>2 (default)</td>
<td>2 (default)</td>
<td>133/66</td>
<td>133/66</td>
<td>200/100</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Pentium II</td>
<td>3</td>
<td>3</td>
<td>200/66</td>
<td>300/100</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>4</td>
<td>4</td>
<td>266/66</td>
<td>400/100</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>5</td>
<td>5</td>
<td>333/66</td>
<td>500/100</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>2½</td>
<td>2½</td>
<td>166/66</td>
<td>250/100</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>3½</td>
<td>3½</td>
<td>233/66</td>
<td>350/100</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>4½</td>
<td>4½</td>
<td>300/66</td>
<td>450/100</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>5½</td>
<td>5½</td>
<td>366/66</td>
<td>550/100</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>6</td>
<td>6</td>
<td>400/66</td>
<td>600/100</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>7</td>
<td>7</td>
<td>466/66</td>
<td>700/100</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>8</td>
<td>8</td>
<td>533/66</td>
<td>800/100</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>Reserved</td>
<td>Reserved</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>Reserved</td>
<td>6½</td>
<td>433/66</td>
<td>650/100</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>Reserved</td>
<td>7½</td>
<td>500/66</td>
<td>750/100</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>Reserved</td>
<td>1½</td>
<td>100/66</td>
<td>150/100</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Pentium II</td>
<td>2</td>
<td>2</td>
<td>133/66</td>
<td>200/100</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Table 2. Processor Signals Multiplexed for Frequency Configuration

<table>
<thead>
<tr>
<th>SIGNAL</th>
<th>DEFINITION</th>
<th>USAGE</th>
</tr>
</thead>
<tbody>
<tr>
<td>INTR/ LINT[1]</td>
<td>Maskable interrupt when APIC disabled/ Local (processor) Interrupt 1 when APIC enabled</td>
<td>Advanced Programmable Interrupt Controller (APIC)</td>
</tr>
<tr>
<td>NMI/ LINT[0]</td>
<td>Non-Maskable interrupt when APIC disabled/ Local (processor) Interrupt 0 when APIC enabled</td>
<td>Advanced Programmable Interrupt Controller (APIC)</td>
</tr>
<tr>
<td>IGNNE#</td>
<td>Ignore Numeric Non-Control Floating Point Error</td>
<td>8086 Compatibility</td>
</tr>
<tr>
<td>A20M#</td>
<td>Address 20 Wrap Around 1Mb Real Mode Boundary Mask</td>
<td>8086 Compatibility</td>
</tr>
</tbody>
</table>
GENERAL IMPLEMENTATION

As the block diagram in Figure 3 illustrates, the BIOS initiates the transfer of the FSBM from the keyboard to the processor (listed below). The I/O controller, chipset, and PCA8550 serve as the bridges between these two devices as listed below. Note that the BIOS and I/O controller are ISA agents with an X–bus between them while the chipset and PCA8550 are I\(^2\)C agents.

The FSBM transfer’s 4 transactions:
1. The BIOS prompts the I/O controller for the FSBM during system setup via the X–bus
2. The I/O controller transfers these keyboard strokes to the chipset via the ISA–bus
3. The chipset transfers this data to the PCA8550 via the I\(^2\)C system management bus
4. The PCA8550 stores this data and sends it to the processor upon reset (reboot)

Unlike the X–bus (8–bit data) and ISA bus (20–bit address, 16–bit data), the I\(^2\)C bus is packet–based (7–bit address, 8–bit data). Philips developed this bi–directional 2–wire bus for efficient inter–IC (I\(^2\)C) control. A serial clock (SCL) and active low serial data (SDA) make up this open drain serial interface that can run at 400kHz fast mode (100kHz standard).

Moreover, the two I\(^2\)C pins, SCL and SDA, are Schmitt triggers with hysterisis to filter jitter between the high and low voltage ranges. They are not fixed in voltage level and can be wire–ANDed with other agents. To see how multiple agents interact during arbitration and synchronization, check out http://www.semiconductors.philips.com/i2c.

Figures 4 and 5 show transfers of the FSBM from the chipset to the PCA8550 and vice versa. The PCA8550’s 7 bit address is binary 1001110 while its 8 bit data is binary 000xxxxx. The PCA8550’s three most significant bits are always low while the remaining bits represent the 1 non–muxed–output (indicated in the figures as “n”) and 4 FSBM pins.

The non–muxed–output (NMO) can be used as an output whose value is defined while the mux–select input is low (e.g. upon reset#) and fixed (latched) when the mux–select input goes high (reset# de–asserted). One application of the NMO could be a select bit that chooses between two known modes of an independent hardware vendor device.
CONCLUSION

The PCA8550 is a 4-bit 2-to-1 multiplexer with I^2C E^2PROM that enables jumperless P6 processor frequency configuration. Contact pc@sv.sc.philips.com for PCA 8550 technical support or check out http://www.semiconductors.philips.com/logic on the World Wide Web.
Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.