

# Freescale Semiconductor

**Application Note** 

Document Number: AN3049 Rev. 0, 10/2005

# Setup and Use of the Multimedia Card/Secure Digital Host Controller

MC9328MX1, MC9328MXL, and MC9328MX21

by: Jason Castillo

# 1 Abstract

This document describes the Multimedia Card (MMC) and the Secure Digital (SD) modules on Freescale Semiconductor's i.MX application processors. This document gives an overview of the similarities and differences of both the MMC and SD protocols and cards including configuration of the MMC/SD module. The document also describes the interface of the MMC/SD modules, specifically the card identification mode and the system clock controller, along with example code. System considerations at various data transfer rates are included.

This document applies to the following devices, collectively called i.MX throughout:

- MC9328MX1
- MC9328MXL
- MC9328MX21

### Contents

1	Abstract1
2	MMC/SD Module Overview2
3	MMC/SD Module Configuration2
4	Interfacing with the MMC/SD Module5
5	Special Considerations10
6	References11





© Freescale Semiconductor, Inc., 2005. All rights reserved.



MMC/SD Module Overview

# 2 MMC/SD Module Overview

This section provides an overview of both the Multimedia Card (MMC) and Secure Digital Card (SD) modules. The MMC/SD module includes the following features:

- Supports up to 10 cards (including one SD card)
- Password protection for cards
- Built-in programmable frequency counter for MMC/SD bus
- Maskable hardware interrupt for card detection (insertion/removal), SD I/O interrupt, internal status, and FIFO status
- Contains an integrated  $32 \times 16$ -bit FIFO
- Supports plug-and-play (Pop)
- Supports many SD functions including multiple I/O and combined I/O and memory
- Supports up to seven I/O functions plus one memory on a single SD I/O card
- Card can interrupt MMC/SD module
- Support single or multiple block access, or stream access to the card for read, write, or erase operations
- Supports SD I/O ReadWait and interrupt detection during 1- or 4-bit access

# 2.1 Multimedia Card (MMC) Protocol

The MMC is low cost data storage and communication medium implemented as a hardware card with a simple control unit and a compact, easy-to-implement interface that is designed to cover a wide variety of applications. It is based on an advanced 7-pin serial bus designed to operate over a voltage range of 2.0 to 3.6 V. Note that the maximum operating voltage range for the i.MX is 3.3 V. Therefore the i.MX-based design is limited to a supply range of 2.0 to 3.3 V.

# 2.2 Secure Digital Card (SD) Protocol

The SD is an extended version of the MMC with two additional pins. The additional pins are designed to meet the security, capacity, performance, and environmental requirements inherent in new audio and video consumer electronic devices. The physical form factor and data transfer protocol are compatible with the MMC. The SD is composed of a memory card and an I/O card.

# 3 MMC/SD Module Configuration

The MMC card has 7 pins and the SD card has 9 pins. The pins are used to communicate with other functions within the card. The pin assignment and form factor are shown in Table 1.





Form Factor and Pinout		Pin	MMC Card	SD Card	
		Number		1-Bit Mode	4-Bit Mode
		1	Reserved	Card Detect	Data Line DAT [3]
	1 2 3 4 5 6 7 8 9	2	Con	nmand / Response (C	MD)
		3	Sup	ply Voltage Ground (V	/ss1)
32 mm		4		Supply Voltage (Vdd)	
		5		Clock (CLK)	
		6	Sup	ply Voltage Ground (V	/ss2)
*	4 24 mm →	7		Data Line DAT [0]	
	These pins appear on the SD card only	8		Interrupt (IRQ)	Data Line DAT [1] or Interrupt (IRQ)
		9		ReadWait (RW)	Data Line DAT [2] or ReadWait (RW)

#### Table 1. MMC/SD Card Pin Assignment

Each card has a set of information registers that hold the operating parameters and other card conditions. See the description in Table 2. Details of each register can be found in card registers chapter in both the MultiMediaCard System Specification and the SD Memory Card Specification.

Table 2.	MMC/SD	Card	Registers
----------	--------	------	-----------

MMC or SD	Identifier	Register Name	Description	
Both	CID	Card Identification Number	Each card has a unique CID.	128 <sup>1</sup>
Both	RCA	Relative Card Address	Assigned by the MMC/SD module during initialization.	16
Both	DSR	Driver Stage	Configures the card's output drivers. Use is optional, not required.	
Both	CSD	Card Specific Data	Contains information on the card's operating conditions.	128 <sup>1</sup>
Both	OCR	Operation Conditions	Indicates the card's operating voltage range. Detects restricted cards and indicates whether power-up is complete. Use is optional, not required.	32
Both	CSR	Card Status Register	Contains card's error and status information. Sent to the MMC/SD module in response format R1.	32
SD only	SCS	SD Card Status	Contains status information proprietary to the SD card (such as protection, card type, and bus width).	512
SD only	SCR	SD Configuration Register	Contains additional configuration information only applicable to the SD card.	64

<sup>1</sup> There can be fewer bits for the SD I/O Card, depending on implementation.



MMC/SD Module Configuration

# 3.1 Pin Configuration

The MMC/SD module uses six I/O pins to communicate with external MMC/SD cards.

- **SD\_CMD**—Bidirectional command/response signal between the MMC/SD module and the card. Open-drain for initialization state and push-pull for fast command transfers.
- **SD\_Clk**—MMC/SD module to card clock signal (output).
- **SD\_DAT [3:0]**—Four bidirectional data signals. When in push-pull mode, one card or the MMC/SD module can drive each line at a time.

These six I/O pins are multiplexed with other functions on the i.MX devices and must be configured for MMC/SD module operation. Explanation of the pin configuration can be found in the reference manual. Example 1 is code sample of the pin configuration. The data direction register (DDIR) is not necessarily required to initialize, however, it is highly recommended, especially when working with multiple modules.

Example 1. Pin Configuration for MMC/SD Card on the i.MX1/L

```
/******************* Initialize *************/
/* Set up GPIO for MMC/SD
                                             */
void MMC SD Port Initialize()
{
    // SD_CMD - Primary function of GPIO Port B [13]
    GIUS_B &= ~0x00002000; // CLEAR BIT 13
    GPR_B &= ~0x00002000; // CLEAR BIT 13
PUEN_B |= 0x00002000; // SET BIT 13
    // SD CLK - Primary function of GPIO Port B [12]
    GIUS_B &= ~0x00001000; // CLEAR BIT 12
    GPR B &= ~0x00001000; // CLEAR BIT 12
    // SD DAT[3] - Primary function of GPIO Port B [11]
    GIUS B &= ~0x00000800; // CLEAR BIT 11
    GPR B &= ~0x00000800; // CLEAR BIT 11
    // SD_DAT[2] - Primary function of GPIO Port B [10]
   GIUS_B &= ~0x00000400; // CLEAR BIT 10

GPR_B &= ~0x00000400; // CLEAR BIT 10

PUEN_B |= 0x00000400; // SET BIT 10
    // SD_DAT[1] - Primary function of GPIO Port B [9]
    GIUS_B &= ~0x00000200; // CLEAR BIT 9
    GPR B &= ~0x00000200;
                               // CLEAR BIT 9
    PUEN B |= 0x00000200; // SET BIT 9
    // SD DAT[0] - Primary function of GPIO Port B [8]
    GIUS_B &= ~0x00000100; // CLEAR BIT 8
    GPR B &= ~0x00000100;
                               // CLEAR BIT 8
    PUEN B |= 0x00000100; // CLEAR BIT
PUEN B |= 0x00000100; // SET BIT 8
    DDIR B |= 0x00003F00;
                                   // Initialize SDHC's port
    GPCR &= 0xFFFFF3FF; // DS SLOW = 26 MHz / 15 pF
```



Notice in the code sample that the last five registers are included within the pin configuration. The DDIR register for the i.MX1/L is set to 0x00003F00 to enable the SDHC ports to output. Because the i.MX21 can have two SDHC ports, set both PTB\_DDIR and PTE\_DDIR registers to 0x000003F0 and 0x00FC0000 respectively. The GPCR is the peripheral control register which is used to control the driving strength. When using the MMC/SD module the driving strength must be set to 15 pF; otherwise overshoot and ringing problems can occur on the SD\_CLK. Setting the driving strength on the i.MX21 is explained in the driving strength section of reference [6]. The next three registers (PSR0\_2, PSR1\_2, and PAR\_2) are used to allow the IP bus peripheral to send 32 bits and whether it can be accessed in user mode.

# 4 Interfacing with the MMC/SD Module

This section describes the different functional aspects of the MMC/SD module.

### 4.1 Card Identification Modes

The MMC/SD module is in identification mode after reset and during the search for new cards on the bus. During the identification mode, the MMC/SD module performs the following steps which are explained in more detail in the next sections:

- 1. Detects the cards
- 2. Resets all cards that are in the card identification state
- 3. Validates operation voltage range
- 4. Identifies the cards
- 5. Asks each card (separately, on its own SD\_CMD line) to publish its relative card address (RCA)

### 4.1.1 Card Detect

Card detection occurs automatically through the SD\_DAT [3] pin. Only the SD card has this feature because the MMC does not have the SD\_DAT [3] pin. The detection circuitry is sampled by the i.MX system clock (HCLK) so the state of the MMC/SD module does not matter. After the card is detected, the user must mask the card detection interrupt (INT\_MASK |= 0x40) to avoid misleading interrupt generation during card access as the SD\_DAT lines change.



### 4.1.2 Reset

When the i.MX is powered up, all cards (including the cards having been in inactive state) are in idle state. Sending the command GO\_IDLE\_STATE (CMD0) also sets all cards into idle state. After the cards are reset through the hardware or software (CMD0):

- All cards' output bus drivers are in high-impedance state
- The cards are initialized with a relative card address (RCA) of 0x0001
- The cards are configured with a default driver stage register setting (lowest speed, highest driving current capability).

In identification mode, low frequency is required for MMC cards (0 - 400 kHz).

### 4.1.3 Voltage Validation

All valid cards should be able to establish communication with the processor. If the card is not compatible with the valid  $V_{DD}$  range, the card will not be able to complete the identification mode. SD\_APP\_OP\_COND (ACMD41) is a special command for the SD cards to identify and reject cards that are not within the  $V_{DD}$  range. Because SD\_APP\_OP\_COND is an application command, APP\_CMD (CMD55) must precede ACMD41.

MMC cards do not respond to CMD55. To recognize the MMC card, first send CMD55 and confirm whether a time-out has occurred. If a time-out has occurred, then check for the MMC card by sending the SEND\_OP\_COND (CMD1) command and check again for a time-out. If a time-out occurs after CMD1 then the following possibilities may have occurred:

- 1. No card present or incorrectly installed
- 2. Card does not meet the valid  $V_{DD}$  range
- 3. Frequency is greater than 400 kHz

### 4.1.4 Card Registry

After validating the voltage for the card(s) and activating the bus, the module requests the card(s) to send their operation conditions before going to the identification state. To request the operation conditions for the card(s), the user must send the commands CMD55 followed by ACMD41 for the SD cards. For the MMC cards the user must send the command CMD1. Afterwards the user must send CMD2 to each card to get its unique card identification (CID) number. The last step is to send the SEND\_RELATIVE\_ADDR (CMD3) command to publish a new relative card address. After the new RCA has been published the state changes to standby state and the output switches from open-drain to push-pull. The RCA is used in the data transfer mode.

# 4.2 System Clock Controller

Two clock stages are used in the MMC/SD module to maximize the power-saving capabilities. The input clock operates around 20–100 MHz and passes through a prescaler that adjusts the inner clock under 20 MHz, which is the maximum operation frequency of the module. This clock is then passed through a user-programmable clock divider. The divider is used to program the final MMC/SD bus clock for



different card applications. The resulting clock is used throughout the module. Figure 1 illustrates the clock controller module.



Figure 1. i.MX1/L Clock Controller Module (MMC/SD uses PERCLK2 Signal)

To set the clock controller to desire frequency, you must configure the clock controller register: CSCR, PCDR, MPCTL0, MPCTL1, SPCTL0, and SPCTL1. Example 2 is a code sample to configure the clock with an output frequency of 406.25 kHz. For the i.MX21 there is an extra gate used for each peripheral clock to conserve power when other peripherals are not in use. The extra gate is not shown in the code example.

Example 2. Clo	k Controller	Initialization	for i.MX1/L
----------------	--------------	----------------	-------------

//-			Set up premultiplier PLL//
/*	CLKO_SEL[31:29]	=	HCLK (CLKO pin)
*	USB_DIV[28:26]	=	000
*	SD_CNT[25:24	=	00
*	SPLL_RESTART[22]	=	RESTARTS SYSTEM PLL AT NEW FREQUENCY (0)
*	MPLL_RESTART[21]	=	RESTARTS MCU PLL AT NEW FREQUENCY (0)
*	CLK16_SEL[18]	=	0
*	OSC_EN[17]	=	0
*	SYSTEM_SEL[16]	=	CLOCK SOURCE IS THE INTERNAL PREMULTIPLIER
*	PRESC[15]	=	PRESCALER DIVIDES BY 2
*	BLCK_DIV[13:10]	=	SYSTEM PLLCLK DIVIDED BY 1
*	SPEN[1]	=	SYSTEM PLL ENABLED
*	MPEN[0]	=	MCU PLL ENABLED
*/			



#### Interfacing with the MMC/SD Module

```
CSCR = 0x20008003;
   PCDR = 0 \times 0;
                        /* PERCLK2 feeding SD = Sys PLL(16.384) divided by 1 */
//-----//
//----- Set up Digital PLL ------
// NOTE: Digital PLL (DPLL) consists of both the MCU PLL and System PLL
// Input Frequency = 16.384 MHz
// MFI = 5; MFN = 46; MFD = 82; PD = 13
// Actual Tolerance = 0.000323%
// Actual Frequency = 13.000042 MHz
   MPCTL0 = 0x3452142e;
   SPCTL0 = 0x3452142e;
   MPCTL1 = 0;
   SPCTL1 = 0 \times 00008000;
   CSCR | = 0 \times 600000;
   // CLK RATE = 0x0: CLK DIV = CLK 20M
                                     = 13
                                                 MHz
   // CLK RATE = 0x1: CLK DIV = 13/2 MHz = 6.5
                                                 MHz
   // CLK RATE = 0x2: CLK DIV = 13/4
                                   MHz = 3.25
                                                 MHz
   // CLK RATE = 0x3: CLK DIV = 13/8 MHz = 1.625
                                                 MHz
   // CLK RATE = 0x4: CLK DIV = 13/16 MHz = 812.5
                                                 KHz
   // CLK RATE = 0x5: CLK DIV = 13/32 MHz = 406.25 kHz
   // CLK RATE = 0x6: CLK DIV = 13/64 MHz = 203.125 kHz
   // CLK RATE = 0x7: CLK DIV = 13/128 MHz = 101.563 kHz
   CLK RATE = 0 \times 5;
```

## 4.3 Data Transfer Mode

After the card identification mode is set, it is then switched over to the transfer state where it waits for either a write or read command. This section provides brief information about four different data transfer modes:

- Block write
- Block read
- Stream write and read

### 4.3.1 Block Write

Blocks of data are written by sending data from the host to the MMC/SD card. Writing occurs during the data transfer mode. Commands for writing are as follows:

- CMD24 WRITE\_BLOCK
- CMD25 WRITE\_MULTIPLE\_BLOCK
- CMD26 PROGRAM\_CID
- CMD27 PROGRAM\_CSD
- CMD42 LOCK\_UNLOCK
- CMD56 GEN\_CMD

After a write command is implemented, the SD\_CLK automatically stops and confirms whether the FIFO is empty. When the FIFO is empty the SD\_CLK starts and data is sent to the FIFO. The FIFO is 512 bytes which is equivalent to the MMC/SD module the block size requirements. When the FIFO is full, the SD\_CLK stops automatically and sends the data to the MMC/SD card. The process of fetching another



block of data then repeats. Figure 2 is a screenshot of both the SD\_CLK and the SD\_DAT [0] pins running on the i.MX1 using DMA transfer.



### 4.3.2 Block Read

Blocks of data are read by sending data from the MMC/SD card to the host. Reading the data in the MMC/SD card occurs during the data transfer mode. Commands for reading data are as follows:

- CMD17 READ\_SINGLE\_BLOCK
- CMD18 READ\_MULTIPLE\_BLOCK
- CMD30 SEND\_WRITE\_PROT
- CMD56 GEN\_CMD
- ACMD51 SEND\_SCR

After a read command is implemented the SD\_CLK starts automatically and the FIFO fills with data from the MMC/SD card. After the FIFO is full the SD\_CLK stops. During this point the data from the FIFO automatically is loaded into memory (RAM). When all the data has been loaded into memory the SD\_CLK starts again to get the next block of data from the MMC/SD card. Figure 3 is a screenshot of both the SD\_CLK and SD\_DAT [0] pins of the i.MX1 using DMA transfer.



Special Considerations



Both screenshots were captured using a low driving strength. If the driving strength (DS\_SLOW bits) is set to the maximum drive strength, it causes overshoot on the SD\_CLK signal.

### 4.3.3 Stream Write and Read

The Stream Mode is not supported in any of the three processors.

# 5 Special Considerations

The MMC/SD module varies in speed during the data transfer mode. Table 3 and Table 4 describe the various speeds of the MMC/SD module on the i.MX1 and i.MXL processors. The i.MX21 is referenced in [6].

Card Type	Method	Size (Block Size)	Minimum	Maximum
MMC	Polling	Single	4 MHz	20 MHz
MMC	Polling	Multiple	4 MHz	20 MHz
MMC	DMA	Single	4 MHz	20 MHz
MMC	DMA	Multiple	4 MHz	20 MHz
SD (1-Bit Mode)	Polling	Single	4 MHz	25 MHz
SD (4-Bit Mode)	Polling	Single	8 MHz	25 MHz
SD	Polling	Multiple	_	-

Table 3.	i.MX1	Frequency	y Range
----------	-------	-----------	---------



Card Type	Method	Size (Block Size)	Minimum	Maximum
SD	DMA	Single	4 MHz	25 MHz
SD	DMA	Multiple	4 MHz	25 MHz

Card Type	Method	Size (Block Size)	Minimum	Maximum
MMC	Polling	Single	4 MHz	20 MHz
MMC	Polling	Multiple	4 MHz	20 MHz
MMC	DMA	Single	4 MHz	20 MHz
MMC	DMA	Multiple	4 MHz	20 MHz
SD (1 Bit Mode)	Polling	Single	4 MHz	20 MHz
SD (4 Bit Mode)	Polling	Single	8 MHz	20 MHz
SD	Polling	Multiple	-	-
SD	DMA	Single	4 MHz	20 MHz
SD	DMA	Multiple	4 MHz	20 MHz

# Table 4. i.MXL Frequency Range

The setting for the data transfer for both polling and DMA is described under the MMC/SD host controller chapter which is referenced on [3] for the i.MX1 and [4] for the i.MXL. The frequency ranges have been tested without any other loads—that is, LCD module or any other modules within the processor, in use and without using any interrupts. Two things to be aware of during data transfer mode: polling mode and DMA transfer. Polling mode does not work when using multiple blocks for SD cards. After writing data, the program holds when checking the FIFO full status. If using SD cards for multiple blocks transfer, then DMA is the best solution. When using DMA to transfer data the priority is important. If the DMA is not set to a high priority then data can get lost and cause a hold and wait for data transfer to complete.

# 6 References

The following reference documents are used in conjunction with this document for configuration of the MMC/SD module.

### 6.1 Freescale Semiconductor Documents

The following i.MX technical reference manuals may be found at the Freescale Semiconductor Inc. World Wide Web site at http://www.freescale.com/imx. These documents may be downloaded directly from the World Wide Web site, or printed versions may be ordered.

- [1]: MC9328MX1 Data Sheet (order number MC9328MX1)
- [2]: MC9328MXL Data Sheet (order number MC9328MXL)
- [3]: *MC9328MX1 Reference Manual* (order number MC9328MX1RM)



References

- [4]: *MC9328MXL Reference Manual* (order number MC9328MXLRM)
- [5]: M9328MX1\_L\_ADS\_V2\_0 ADS Schematic and Orcad File
- [6]: AN2906 MMC/SD Host Controller Addendum Application Note (order number AN2906)

## 6.2 Standard Documents

The following standard documentations were used as reference for this application note and can be purchased at their respective Web sites.

MultiMediaCard System Specification version 3.1 at http://www.mmca.org/home.

*SD Memory Card Specification* version 1.0 and SD I/O Specification version 1.0 at http://www.sdcard.org/.



NOTES



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064, Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

#### For Literature Requests Only:

Preescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: AN3049 Rev. 0 10/2005 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. ARM and the ARM Powered Logo are registered trademarks of ARM Limited. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2005. All rights reserved.

