Interfacing MPC55xx Microcontrollers to the MFR4200 FlexRay Controller

by: Steven McQuade
MCD Applications, East Kilbride

1 Introduction

Freescale Semiconductor offers a range of standalone FlexRay communication controllers (MFR4xxx) that can be interfaced with 16-bit and 32-bit microcontrollers (MCU). This application note describes the hardware, software and timing considerations necessary for reliable communication between the MFR4200 controller and the MPC55xx family of MCUs.

2 Objective

This document demonstrates the simplicity of the hardware interface between the MFR4200 and the MPC55xx, and discusses hardware and software considerations when configuring the MPC55xx for operation with the MFR4200. The information contained can help you quickly design a FlexRay node using the MPC55xx family of MCUs. Evaluation boards with software are available from Freescale, to assist in the development of FlexRay applications. (See http://www.freescale.com/flexray.)

Note: In this document, active-low signals are indicated by a “#” at the end of the signal name, e.g. “IRQn#”.

Table of Contents

1 Introduction .................................................... 1
2 Objective .................................................... 1
3 Hardware Design Requirements ......................... 2
  3.1 Selecting the AMI Mode................................ 2
  3.2 Bus Signals ............................................. 2
4 Timing Considerations ........................................ 3
5 Software ....................................................... 6
  5.1 Pad Configuration for EBI Operation ............... 6
  5.2 Chip Select Configuration ............................. 7
  5.3 MPC55xx Chip Select and FMPLL Settings ....... 8
  5.4 MFR4200 Magic Number Register ................. 8
6 Conclusions ................................................... 8
7 References .................................................... 8
3 Hardware Design Requirements

The MPC55xx family interfaces with the MFR4200 via the external bus interface (EBI). On the MPC55xx the EBI provides individual address, data and control signals. The MFR4200 must be connected to the MPC55xx using the MFR4200 asynchronous memory interface (AMI) mode. The devices can be connected together without additional glue logic, which simplifies the design and reduces the system cost.

![AMI Interface with MPC55xx Family](image)

### 3.1 Selecting the AMI Mode

There are two modes of operation for the MFR4200 controller host interface (CHI), the AMI mode and the HCS12 mode. The HCS12 mode is used to interface to the HCS12 family of microcontrollers (see reference 4).

To select the AMI mode, IF_SEL0 must be at the logic high level and IF_SEL1 must be at the logic low level. When using 3.3 V $V_{DDIO}$, IF_SEL0 must be pulled high using a 16 k$\Omega$ pullup resistor, and IF_SEL1 must be pulled low using a 47 k$\Omega$ pulldown resistor. (Similarly, at 3.3 V $V_{DDIO}$, INT_CC# must be held high by a 16 k$\Omega$ pullup resistor.)

### 3.2 Bus Signals

#### 3.2.1 Data and Address Pins

On the MFR4200, D0 is the least significant bit (LSB) of the data bus, and A1 is the LSB of the address bus; however, on the MPC55xx, D0 and A1 are the most significant bits. Therefore, the data and address
pins must be reverse connected to the MFR4200, i.e., with D0 on the MFR4200 connected to D15 on the MPC55xx, and A1 on the MFR4200 connected to A30 on the MPC55xx.

3.2.2 Control Signals

The MFR4200 has a 16-bit data bus, and either of the following MPC55xx signals can be connected to the MFR4200 WE# signal:

- WE0#
- WE1#

WE0# is asserted if the data lane DATA[0:7] contains valid data
WE1# is asserted if the data lane DATA[8:15] contains valid data

NOTE

Chip selects CS[0:3]# on the MPC55xx can be used to interface to the MFR4200. However, note that CS0# is the global chip select for boot memory.

3.2.3 Voltage Levels

The MFR4200 must be configured for 3.3V I/O (by powering VDDR with 3.3V) to allow correct interfacing to the MPC55xx, whose EBI pins must also be powered from 3.3V. Refer to the electrical specifications provided in the MPC55xx and MFR4200 data sheets (references 1 and 3) for more information.

4 Timing Considerations

For the MPC55xx and the MFR4200 communication controller to communicate reliably, the timing between the MPC55xx EBI and the MFR4200 must be matched.

It can be seen from the respective timing diagrams in the device electrical specifications that the read and write access times to the MFR4200 are greater than the MPC55xx can achieve. To match the timing characteristics of both devices, additional wait states are required. To comply with the MFR4200 t_{CEWE} timing parameter, the MPC55xx EBI must run at 33 MHz or less; however, if the application requires the MPC55xx EBI to operate at a higher frequency, then the MFR4200 chip enable must be tied to ground. More information is provided in Table 2.

Table 1 and Table 2 summarize the read and write timing and the number of wait states (EBI at 33 MHz), required for successful operation. The number of wait states that can be added is controlled in the MPC55xx option registers EBI_OR[0:3], which, in conjunction with the MPC55xx base registers EBI_BR[0:3], control the MPC55xx chip selects CS[0:3]#. Refer to the memory controller section of the appropriate MPC55xx reference manual (reference 1) for more information.
### Timing Considerations

#### Table 1. MPC55xx to MFR4200 Read Cycle Summary

<table>
<thead>
<tr>
<th>Description</th>
<th>Timing (ns)</th>
<th>33 MHz Bus, 0 Wait States (Default)</th>
<th>33 MHz Bus, 6 Wait States</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Read cycle time (t(_{RC}))</td>
<td>155 min</td>
<td>60 ((2T_C))</td>
<td>180 ((6T_C))</td>
<td>Minimum of 4 wait states required for (t_{RC}). However, due to (t_{DOE}) a 5th wait state is required at 33 MHz bus operation.</td>
</tr>
<tr>
<td>Address setup (t(_{SAR}))</td>
<td>5 min</td>
<td>5 min</td>
<td>30 ((T_C))</td>
<td>Default is OK.</td>
</tr>
<tr>
<td>Address hold (t(_{HAR}))</td>
<td>50 min</td>
<td>20.5 (((T_C-t_{COV})+t_{COH}))</td>
<td>140.5 ((5T_C+(T_C-t_{COV})+t_{COH}))</td>
<td>However, OK with the minimum of 4 wait states required for a read operation at 33 MHz.</td>
</tr>
<tr>
<td>OE# low to data valid (t(_{DOE}))</td>
<td>145 max</td>
<td>19 min ((T_C-t_{COV}))</td>
<td>169 ((5T_C + (T_C-t_{COV}))</td>
<td>Default is OK. Refer to the MPC5553/4 reference manual (reference 1)</td>
</tr>
<tr>
<td>OE# high (t(_{HOE}))</td>
<td>30 min</td>
<td>59.5 (((T_C-t_{COH})+T_C+t_{COV}))</td>
<td>59.5 (((T_C-t_{COH})+T_C+t_{COV}))</td>
<td>Default is OK. Refer to the MPC5553/4 reference manual (reference 1)</td>
</tr>
<tr>
<td>OE# low (t(_{LOE}))</td>
<td>150 min</td>
<td>15.5 (((T_C-t_{COV})+t_{COH}))</td>
<td>165.5</td>
<td>However, OK with the minimum of 5 wait states required for a read operation at 33 MHz.</td>
</tr>
<tr>
<td>OE# low to low Z (t(_{LZOE}))</td>
<td>20 min</td>
<td>Not required for interface</td>
<td>Not required for interface</td>
<td>Not required for interface.</td>
</tr>
<tr>
<td>OE# high to high Z (t(_{HZOE}))</td>
<td>15 max</td>
<td>0</td>
<td>0</td>
<td>Default is OK.</td>
</tr>
<tr>
<td>OE# high to CE# high (t(_{OEH}))</td>
<td>0 min</td>
<td>0</td>
<td>0</td>
<td>Default is OK.</td>
</tr>
<tr>
<td>WE# high to OE# low (t(_{WEOE}))</td>
<td>80 min</td>
<td>69.5 (((T_C-t_{COH})+T_C+t_{COV}))</td>
<td>69.5 (((T_C-t_{COH})+T_C+t_{COV}))</td>
<td>Driver software must ensure that timing is met (e.g., insert NOPs between consecutive accesses).</td>
</tr>
</tbody>
</table>

**Note:**

\(T_C\) = System clock period  
\(t_{COV}\) = CLKOUT positive edge to output signal valid  
\(t_{COH}\) = CLKOUT positive edge to output signal invalid
From Table 1, it can be seen that the read cycle time ($t_{RC}$) of the MFR4200 device is 155 ns (min) whereas the minimum read cycle time of the MPC55xx EBI operating at 33 MHz (system frequency of 66 MHz) is 60 ns (min). To satisfy the timing requirements of $t_{DOE}$, five wait states are necessary, resulting in a total read cycle of 210 ns.

From Table 2, it can be seen that one wait state is needed for a write cycle. Care must be taken with the write end to CE# high timing ($t_{CEWE}$) on the MFR4200. This is specified at 30 ns (min). As the MPC55xx provides one clock cycle between WE# negating and CE# negating, this means that the MPC55xx EBI maximum frequency of operation is 33.3 MHz for correct interfacing to the MFR4200 without any hardware modification. As mentioned previously, if a higher EBI frequency is required, the MFR4200 CE# signal must be tied to ground.

### Table 2. MPC55xx to MFR4200 Write Cycle Summary

<table>
<thead>
<tr>
<th>MFR4200</th>
<th>MPC55xx EBI Timing (ns)</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Description</strong></td>
<td><strong>Timing (ns)</strong></td>
<td><strong>33 MHz Memory Access Without Wait States</strong></td>
</tr>
<tr>
<td>Write cycle time ($t_{WC}$)</td>
<td>50</td>
<td>60</td>
</tr>
<tr>
<td>Address setup ($t_{SAW}$)</td>
<td>30</td>
<td>45.5</td>
</tr>
<tr>
<td>Address hold ($t_{HAW}$)</td>
<td>5</td>
<td>30</td>
</tr>
<tr>
<td>CE# low to write end ($t_{SCE}$)</td>
<td>50</td>
<td>45.5</td>
</tr>
<tr>
<td>Data setup to write end ($t_{SD}$)</td>
<td>30</td>
<td>20.5</td>
</tr>
<tr>
<td>Data hold from write end ($t_{DH}$)</td>
<td>5</td>
<td>30</td>
</tr>
<tr>
<td>WE# pulse width ($t_{PWE}$)</td>
<td>30</td>
<td>20.5</td>
</tr>
<tr>
<td>WE# high time ($t_{WEH}$)</td>
<td>55</td>
<td>69.5</td>
</tr>
<tr>
<td>Write end to CE# high ($t_{CEWE}$)</td>
<td>30</td>
<td>30</td>
</tr>
<tr>
<td>OE# high to WE# low ($t_{OEWE}$)</td>
<td>15</td>
<td>69.5</td>
</tr>
</tbody>
</table>

**Note:**

$T_C$ = System clock period  
$tcov$ = CLKOUT positive edge to output signal valid  
$tcoh$ = CLKOUT positive edge to output signal invalid

From Table 1, it can be seen that the read cycle time ($t_{RC}$) of the MFR4200 device is 155 ns (min) whereas the minimum read cycle time of the MPC55xx EBI operating at 33 MHz (system frequency of 66 MHz) is 60 ns (min). To satisfy the timing requirements of $t_{DOE}$, five wait states are necessary, resulting in a total read cycle of 210 ns.

From Table 2, it can be seen that one wait state is needed for a write cycle. Care must be taken with the write end to CE# high timing ($t_{CEWE}$) on the MFR4200. This is specified at 30 ns (min). As the MPC55xx provides one clock cycle between WE# negating and CE# negating, this means that the MPC55xx EBI maximum frequency of operation is 33.3 MHz for correct interfacing to the MFR4200 without any hardware modification. As mentioned previously, if a higher EBI frequency is required, the MFR4200 CE# signal must be tied to ground.
The pause timing between consecutive read/write operations ($t_{WEOE}$) must also be met; this can be done by controlling the delay during consecutive accesses by, for example, inserting NOPs in the driver code. As the MPC55xx family has an on-chip cache, care must be taken when writing this section of application code, to ensure that the core executes these NOP instructions serially. This can be done by cache inhibiting the code and using the msync and isync instructions to ensure that the code is executed serially. Refer to the e200z6 PowerPC reference manual (reference 2) for detailed information on these instructions.

## 5 Software

The software setup described in this section is concerned mainly with initializing the MPC55xx to allow the MFR4200 controller host interface to function properly. This involves configuring the EBI pads and memory controller to locate the MFR4200 into the MPC55xx memory map.

Also, note that the MFR4200 magic number register must be read, to ensure that the MFR4200 has completed its internal initialization, before the MPC55xx can access any other register on the MFR4200. Once both devices are initialized, the MPC55xx can read and write MFR4200 registers.

### 5.1 Pad Configuration for EBI Operation

Each pin on the MPC55xx must be initialized individually to select the pin function, direction and static electrical attributes. This is controlled by the appropriate MPC55xx system integration unit_pad configuration registers (SIU_PCRs).

**NOTE**

The number of the PCR required to configure the pad relates to the GPIO number for the pad, for example CS0 (GPIO0) uses PCR0. Refer to the signal description and system integration unit chapters of the appropriate MPC55xx reference manual (reference 1) for more detailed information.

The MPC55xx memory controller must be initialized for the EBI to use the correct chip select, and the correct number of wait states (which depends on the internal bus frequency). See Section 4, **“Timing Considerations”** for specific details. Figure 2 shows the steps needed to allow communication between the devices.
5.2 Chip Select Configuration

As shown in Figure 2, the second step in the initialization sequence is to configure the chip select on the MPC55xx. The memory controller controls the chip select generation for the MPC55xx. There are four chip selects on the MPC55xx, any one of which can be chosen as the chip select to the MFR4200.

NOTE

CS0# is the global chip select, which is used primarily for booting from external FLASH memory. If it is used for this primary purpose, it cannot be used for MFR4200 communication.

The option registers (EBI_OR[0:3]) and base registers (EBI_BR[0:3]) are used to configure the chip select. Refer to the memory controller section of the MPC55xx reference manual (reference 1) for more information on chip select configuration.

![Figure 2. Configuration Flow](image)
5.3 **MPC55xx Chip Select and FMPLL Settings**

From Section 4, “Timing Considerations”, it is shown that wait states are required for successful read/write cycles between the MPC55xx and MFR4200.

It has been shown that a minimum of five wait states are required for a read cycle, and one wait state for a write cycle. This can be set in the option register OR[SCY] field.

For example, if CS1# is being used for communication with the MFR4200, the following register settings could be used:

**Chip Select**

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>EBI_BR1</td>
<td>0x20080803</td>
<td>Base address = 0x20080000, 16 bit port size, burst inhibit, valid chip select</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>EBI_OR1</td>
<td>0xFFF80050</td>
<td>Address Mask = 13 bit, 9 wait states</td>
</tr>
</tbody>
</table>

**FMPLL**

<table>
<thead>
<tr>
<th>Register</th>
<th>Value</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FMPLL.SYNCR.R</td>
<td>0x1E900000</td>
<td>MFD = 29, RFD = 2, PREDIV = 1, PLL will lose lock while (FMPLL.SYNSR.B.LOCK != 1)</td>
</tr>
<tr>
<td>FMPLL.SYNCR.R</td>
<td>0x1E880000</td>
<td>MFD = 29, RFD = 1, PREDIV = 1. The system frequency is now 66 MHz.</td>
</tr>
</tbody>
</table>

5.4 **MFR4200 Magic Number Register**

The MFR4200 magic number register (MNR) contains 0x0000 while the controller is initializing after leaving the hard reset state. Only when this initialization is complete does the MNR contain the value 0x0815. After leaving the hard reset state, the host must not access any of the MFR4200 registers, with the exception of the MNR, which acknowledges the end of the internal initialization procedure. The initialization takes 1025 communication controller clock cycles after negation of Hard Reset.

6 **Conclusions**

The FlexRay controller can be connected to the MPC55xx family of MCUs, without any glue logic being required, as the EBI on the MPC55xx interfaces directly with the AMI on the MFR4200. Software configuration is also straightforward and the MFR4200 is simply memory mapped into the global address space.

7 **References**

1. MPC5553/MPC5554 Reference Manual. (MPC5553/4RM)
2. e200z6 PowerPC Core Reference Manual (e200z6RM)
3. MFR4200 FlexRay Communication Controller Data Sheet (MFR4200)