1 Introduction

This document will help designers maintain compatibility when using a member of the S12XE family as an emulation tool while developing an application targeted at a member of the S12XS family. Allowing for minor constraints, as detailed in each section, code can be written for an XE family device which then runs unmodified on XS family devices. This document is intended for use with the documents listed on the product summary page for S12X products (see http://www.freescale.com/automotive).

Documents:
- Data sheet MC9S12XEP100
- Data sheet MC9S12XS Family
- Product preview MC9S12XE Family
- Product preview MC9S12XS Family

Due to the timeline of devices launching from the 9S12XE family and the 9S12XS family, this document

Contents

1 Introduction ........................................ 1
2 Overview of Families ............................... 2
  2.1 Part IDs ............................................. 3
3 XE and XS Module Summary ......................... 3
  3.1 Device Memory Maps .............................. 3
  3.2 Memory Protection Unit (MPU) .................. 10
  3.3 Signal Description ............................... 10
  3.4 System Clock ...................................... 10
  3.5 Modes of Operation .............................. 10
  3.6 Security .......................................... 11
  3.7 Resets and Interrupts/Vector Tables ............ 11
  3.8 CPU12X ............................................. 11
  3.9 Oscillator ......................................... 11
  3.10 Clock and Reset Generator (CRG) ............... 11
  3.11 Timer (TIM) ....................................... 11
  3.12 Enhanced Capture Timer (ECT) ................. 12
  3.13 Analog to Digital Converter (ATD) ............. 12
  3.14 Inter IC Interface (IIC) ......................... 12
  3.15 Serial Communications Interface (SCI) ........ 12
  3.16 Serial Peripheral Interface (SPI) ............. 12
  3.17 Pulse Width Modulator (PWM) .................. 12
  3.18 MSCAN ............................................ 13
  3.19 Port-Integration Module (PIM) ................. 13
  3.20 Voltage Regulator (VREG) ...................... 13
  3.21 XGATE ............................................. 14
  3.22 Enhanced Interrupt Module (XINT) ............. 14
4 Part IDs ............................................ 14
is mainly written with the assumption that a 9S12XE100 or 9S12XE512 will be used for the development part to transfer to a 9S12XS family member.

## 2 Overview of Families

Key considerations:

- **Peripheral count**
  - The XS family has a reduced peripheral set from the XE family
  - XS256 and XS128 devices have one MSCAN, one SPI, no IIC, no XGATE, one ATD, no ECT, no external bus, and only a standard TIM.

- **Memory maps**
  - The XS family devices has no emulated EEPROM (EEE), less RAM, and less data flash than an equivalent XE family device. Mapping of these modules is upwards compatible.

- **Flash memory**
  - The XS family offers flash ranges from 256K to 64K; the XE family offers flash ranges from 1.024M to 128K.

Table 1 shows a summary of feature-sets for XE family devices. All XE family devices are listed in the XE family product brief.

<table>
<thead>
<tr>
<th>Device</th>
<th>Package</th>
<th>XGATE</th>
<th>CAN</th>
<th>SPI</th>
<th>SCI</th>
<th>IIC</th>
<th>ECT</th>
<th>TIM</th>
<th>PIT</th>
<th>A/D</th>
<th>PWM</th>
<th>I/O</th>
</tr>
</thead>
<tbody>
<tr>
<td>9S12XE Family</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9S12XEP100</td>
<td>208 MAPBGA</td>
<td>5</td>
<td>3</td>
<td>8</td>
<td>2</td>
<td>8ch</td>
<td>8ch</td>
<td>8ch</td>
<td>2/32</td>
<td>8ch</td>
<td>152</td>
<td></td>
</tr>
<tr>
<td></td>
<td>144 LQFP</td>
<td>5</td>
<td>3</td>
<td>8</td>
<td>2</td>
<td>8ch</td>
<td>8ch</td>
<td>8ch</td>
<td>2/24</td>
<td>8ch</td>
<td>119</td>
<td></td>
</tr>
<tr>
<td></td>
<td>112 LQFP</td>
<td>5</td>
<td>3</td>
<td>4</td>
<td>2</td>
<td>8ch</td>
<td>8ch</td>
<td>8ch0</td>
<td>4ch</td>
<td>1/16</td>
<td>8ch</td>
<td>91</td>
</tr>
<tr>
<td>9S12EXP768</td>
<td>208 MAPBGA</td>
<td>5</td>
<td>3</td>
<td>8</td>
<td>2</td>
<td>8ch</td>
<td>8ch</td>
<td>0</td>
<td>8ch</td>
<td>2/32</td>
<td>8ch</td>
<td>152</td>
</tr>
<tr>
<td></td>
<td>144 LQFP</td>
<td>5</td>
<td>3</td>
<td>8</td>
<td>2</td>
<td>8ch</td>
<td>8ch</td>
<td>8ch1</td>
<td>8ch</td>
<td>2/24</td>
<td>8ch</td>
<td>119</td>
</tr>
<tr>
<td></td>
<td>112 LQFP</td>
<td>5</td>
<td>3</td>
<td>4</td>
<td>2</td>
<td>8ch</td>
<td>8ch</td>
<td>8ch</td>
<td>4ch</td>
<td>1/16</td>
<td>8ch</td>
<td>91</td>
</tr>
<tr>
<td>9S12XEQ512</td>
<td>144 LQFP</td>
<td>4</td>
<td>3</td>
<td>6</td>
<td>2</td>
<td>8ch</td>
<td>0</td>
<td>4ch</td>
<td>2/24</td>
<td>8ch</td>
<td>119</td>
<td></td>
</tr>
<tr>
<td></td>
<td>112 LQFP</td>
<td>4</td>
<td>3</td>
<td>4</td>
<td>2</td>
<td>8ch</td>
<td>0</td>
<td>4ch</td>
<td>1/16</td>
<td>8ch</td>
<td>91</td>
<td></td>
</tr>
<tr>
<td></td>
<td>80 QFP</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>2</td>
<td>8ch</td>
<td>0</td>
<td>4ch</td>
<td>1/8</td>
<td>8ch</td>
<td>59</td>
<td></td>
</tr>
<tr>
<td>9S12XEQ384</td>
<td>144 LQFP</td>
<td>4</td>
<td>3</td>
<td>4</td>
<td>1</td>
<td>8ch</td>
<td>0</td>
<td>4ch</td>
<td>2/24</td>
<td>8ch</td>
<td>119</td>
<td></td>
</tr>
<tr>
<td></td>
<td>112 LQFP</td>
<td>4</td>
<td>3</td>
<td>4</td>
<td>1</td>
<td>8ch</td>
<td>0</td>
<td>4ch</td>
<td>1/16</td>
<td>8ch</td>
<td>91</td>
<td></td>
</tr>
<tr>
<td></td>
<td>80 QFP</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>8ch</td>
<td>0</td>
<td>4ch</td>
<td>1/8</td>
<td>8ch</td>
<td>59</td>
<td></td>
</tr>
<tr>
<td>9S12XET256</td>
<td>144 LQFP</td>
<td>3</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>8ch</td>
<td>0</td>
<td>4ch</td>
<td>2/24</td>
<td>8ch</td>
<td>119</td>
<td></td>
</tr>
<tr>
<td></td>
<td>112 LQFP</td>
<td>3</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>8ch</td>
<td>0</td>
<td>4ch</td>
<td>1/16</td>
<td>8ch</td>
<td>91</td>
<td></td>
</tr>
<tr>
<td></td>
<td>80 QFP</td>
<td>3</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>8ch</td>
<td>0</td>
<td>4ch</td>
<td>1/8</td>
<td>8ch</td>
<td>59</td>
<td></td>
</tr>
<tr>
<td>9S12XEG128</td>
<td>112 LQFP</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>8ch</td>
<td>0</td>
<td>2ch</td>
<td>1/16</td>
<td>8ch</td>
<td>91</td>
<td></td>
</tr>
<tr>
<td></td>
<td>80 QFP</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>8ch</td>
<td>0</td>
<td>2ch</td>
<td>1/8</td>
<td>8ch</td>
<td>59</td>
<td></td>
</tr>
</tbody>
</table>
2.1 Part IDs

Each device has a unique identifier value encoded in the Part ID register. This value may be decoded by an application and appropriate routines selected for the device. See Section 4, “Part IDs,” for details.

3 XE and XS Module Summary

3.1 Device Memory Maps

Local and global memory maps are compatible for the XE and XS families. Out of reset, the families have equivalent maps and default values. For devices with smaller memory sizes, those areas are unused in the map and cause a reset if accessed. To maintain compatibility, ensure code development on an XE device accesses only the memory locations implemented on the XS device. See Figure 1 for local and global map comparisons for the 9S12XE100 and 9S12XS256 devices.
Figure 1. MC9S12XE Global Memory Map
Figure 2. MC9S12XS Global Memory Map
### 3.1.1 Flash Memory Maps

The XE family offers higher flash sizes than the XS family. Compatibility can be maintained by not accessing areas of flash unimplemented on the XS family. The 9S12XE100 contains five physical flash blocks. The S12XS family has one physical flash block. Table 2 summarizes the size and block number for each family member’s physical flash block.

#### Table 2. Physical Flash Block

<table>
<thead>
<tr>
<th>Device</th>
<th>0x70_0000</th>
<th>0x72_0000</th>
<th>0x74_0000</th>
<th>0x76_0000</th>
<th>0x78_0000</th>
<th>0x7A_0000</th>
<th>0x7C_0000</th>
<th>0x7E_0000</th>
</tr>
</thead>
<tbody>
<tr>
<td>9S12XE100</td>
<td>B3</td>
<td></td>
<td></td>
<td></td>
<td>B1S</td>
<td>B1N</td>
<td>B0</td>
<td></td>
</tr>
<tr>
<td>9S12XE768</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B0</td>
<td></td>
</tr>
<tr>
<td>9S12XE512</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B0(128K)</td>
<td></td>
</tr>
<tr>
<td>9S12XE384</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9S12XE256</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B0(128K)</td>
</tr>
<tr>
<td>9S12XE128</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B0(128K)</td>
</tr>
<tr>
<td>9S12XS256</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>B0(64K)</td>
</tr>
<tr>
<td>9S12XS128</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>9S12XS64</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

To maintain compatibility when developing on a 9S12XE100 device for a 9S12XS256:
- Use only the flash memory in B0, global address range 0x7C_0000 to 0x7F_FFFF.

For a 9S12XS128:
- Use only the flash in range 0x7E_0000 to 0x7F_FFFF

For a 9S12XS64:
- Use only the flash in range 0x7F_0000 to 0x7F_FFFF

#### NOTE

Because the XS family does not have expanded bus available, the MMC Control Register (MMCCTL1) should be left with default values ROMHM=RAMHM=0, ROMHM=0 (reset value) and 16-Kbyte unpaged flash is visible in the local map address range 0x4000 to 0x7FFF. This enables a linear space in the local map with the visible PPAGEs: 0xFF (0xC000 – 0xFFFF), 0xFE (0x8000 – 0xBFFF), and 0xFD (0x4000 – 0x7FFF) for the XE and XS devices. Do not access PPAGEs less than 0xF0 when developing for a 9S12XS256, less than 0xF8 when developing for a 9S12XS128, or less than 0xFC when developing for a 9S12XS64.
3.1.2 D-Flash

The XS family offers D-flash (data flash) in place of emulated EEPROM (EEE) on the XE family. Because the EEE on the XE family is a combination of EEE-buffer RAM and data flash, compatibility can be maintained when developing code to move between the two families.

The D-flash on the XE device can be configured so the code can be dropped into an XS device. However, there are some key differences to be noted, but compensating for these differences can ensure a seamless transfer. The main differences are due to the removal of EEE functionality on XS device. These key differences are within the memory map, register locations, protection scheme, and commands.

3.1.2.1 Memory Map

Memory map changes as implemented space dedicated to EEE functionality on the XE device becomes reserved space on the XS devices.

Flash configuration fields between the two families differ for the protection of the EEE and D-flash. The global address 0x7F_FF0D is the D-flash protection byte on the XS devices and the EEE Protection byte on the XE devices. See Section 3.1.2.2, “FTM Register Differences,” for more details.

On the XE family, the memory between global addresses 0x10_0000 to 0x13_FFFF is defined as the EEE resource memory map. On the XS family, this space is defined as the D-flash and memory controller resource memory map. Table 3 shows the portions of memory within the global address space of 0x10_0000 to 0x13_FFFF that become reserved with the removal of EEE functionality on the XS devices. To maintain compatibility between the two families, the EEE resources for buffer RAM and Tag RAM should not be written or accessed.

Table 3. D-Flash Memory Map

<table>
<thead>
<tr>
<th>Global Address</th>
<th>XE device description</th>
<th>XS device description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x10_0000 – 0x10_7FFF</td>
<td>D-Flash Memory (User and EEE)</td>
<td>D-Flash Memory (User)</td>
</tr>
<tr>
<td>0x10_8000 – 0x11_FFFF</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x12_0000 – 0x12_007F</td>
<td>EEE Nonvolatile Information</td>
<td>D-Flash Nonvolatile Information</td>
</tr>
<tr>
<td></td>
<td>Register (EEEIFRON1 = 1)</td>
<td>Register (DFIFRON1 = 1)</td>
</tr>
<tr>
<td>0x12_0080 – 0x12_0FFF</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x12_1000 – 0x12_1EFF</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x12_1FC0 – 0x12_1FFF</td>
<td>EEE Tag RAM (TMGRAMON1 = 1)</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x12_2000 – 0x12_3BFF</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x12_3C00 – 0x12_3CFF</td>
<td>Memory Controller Scratch RAM</td>
<td>Reserved</td>
</tr>
<tr>
<td></td>
<td>(TMGRAMON1 = 1)</td>
<td></td>
</tr>
<tr>
<td>0x12_3D00 – 0x12_3FFF</td>
<td>—</td>
<td>Memory Controller Scratch RAM</td>
</tr>
<tr>
<td></td>
<td></td>
<td>(MGRAMON1 = 1)</td>
</tr>
<tr>
<td>0x12_4000 – 0x12_DFFF</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x12_E000 – 0x12_FFFF</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x13_0000 – 0x13_EFFF</td>
<td>Reserved</td>
<td>Reserved</td>
</tr>
<tr>
<td>0x13_F800 – 0x13_FFFF</td>
<td>Buffer RAM (User and EEE)</td>
<td>Reserved</td>
</tr>
</tbody>
</table>

1 The MMCCTL1 register bit and location of register is the same for XE and XS families at 0x13.
XE and XS Module Summary

The D-flash can be accessed on the local memory map through the EPAGE for the XE and XS families. For both families, the EPAGE register has the same default value out of reset of 0xFE. On the XE family, the 1-Kbyte EPAGE window (0x0800 – 0x0BFF) can access any 1-Kbyte range within the 256-Kbyte global range (0x10_0000 – 0x13_FFFF). On the XS family, the EPAGE can access any 1-Kbyte range within the 256-Kbyte global range (0x10_0000 – 0x13_FFFF). However, because there is no EEE functionality, the range from 0x13_0000 – 0x13_FFFF is reserved space. To maintain compatibility between the two families, only equivalent EPAGEs should be accessed. Table 4 shows the D-flash memory space and corresponding EPAGEs for the 9S12XE100 device versus the XS family. The 1-Kbyte fixed EEE page on the local map corresponds to EPAGE 0xFF on the XE devices, which is reserved on the XS devices. Therefore, on the XS devices, the 1-Kbyte fixed paged on the local memory map is reserved space and should not be accessed.

Table 4. D-Flash and EPAGEs

<table>
<thead>
<tr>
<th>Device</th>
<th>Global Data Flash Range</th>
<th>D-Flash EPAGEs</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>9S12XE100</td>
<td>0x10_0000 – 0x10_7FFF</td>
<td>0x00 – 0x1F</td>
<td>32k</td>
</tr>
<tr>
<td>9S12XS256</td>
<td>0x10_0000 – 0x10_1FFF</td>
<td>0x00 – 0x07</td>
<td>8k</td>
</tr>
<tr>
<td>9S12XS128</td>
<td>0x10_0000 – 0x10_1FFF</td>
<td>0x00 – 0x07</td>
<td>8k</td>
</tr>
<tr>
<td>9S12XS64</td>
<td>0x10_0000 – 0x10_0FFF</td>
<td>0x00 – 0x03</td>
<td>4k</td>
</tr>
</tbody>
</table>

3.1.2.2 FTM Register Differences

There are also differences in the FTM registers between the XE and XS families with the removal of the EEE functionality from the XS family.

On the XE family, the ETAG (EEE Tag Counter Register) used by the memory controller to count number of updates to the D-flash is a reserved register on the XS family. The register is located at 0x010C – 0x010D. It is never writeable for either family and is unnecessary to read when writing code for a XS device.

The protection on XE devices is different from the XS devices, due to the removal of EEE functionality from the XS family. It is possible to maintain code compatibility when developing on the XE family for transfer to a XS device, with careful set up of this register. The protection register is located at 0x00_0109 for both families. The register is the EPROT on the XE family and is the DFPROT on the XS family. On the XE family, bit 7 enables or disables protection on the entire buffer RAM EEE from writes. Bit 7 enables or disables protection on the D-flash memory within the defined address range selected by bits 4:0 from writes or erase. Bit 4 on the XE family enables or disables protection on the address range specified by bits 3:0. On the XS family, bit 4 is part of the address range selection for setting protection. Writing to the EPROT register on the XE devices without the EEE enabled has no effect. When developing code to transfer from a XE device to a XS device, it is possible to write the desired DFPROT value to the EPROT register. If using this suggested method, the XE device is not protected against writes or erase in the D-flash memory. When the code is placed in to a XS device, protection is valid.
3.1.2.3 FTM Command Differences

The commands that pertain specifically to the EEE on the XE family become invalid on the XS family. To maintain compatibility, do not use the commands that are for EEE functionality. Table 5 shows a side-by-side comparison of commands not valid for the XS family.

### Table 5. D-Flash Commands on XE-Family vs. XS-Family

<table>
<thead>
<tr>
<th>FCMD</th>
<th>Command</th>
<th>XE-Family</th>
<th>XS-Family</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x01</td>
<td>Erase Verify All Blocks</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0x02</td>
<td>Erase Verify Block</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0x08</td>
<td>Erase All Blocks</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0x09</td>
<td>Erase Flash Block</td>
<td>n/a</td>
<td>X</td>
</tr>
<tr>
<td>0x0B</td>
<td>Unsecure Flash</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0x0D</td>
<td>Set User Margin Level</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0x0E</td>
<td>Set Field Margin Level</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0x0F</td>
<td>Full Partition D-Flash</td>
<td>X</td>
<td>invalid</td>
</tr>
<tr>
<td>0x10</td>
<td>Erase Verify D-Flash Section</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0x11</td>
<td>Program D-Flash</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0x12</td>
<td>Erase D-Flash Sector</td>
<td>X</td>
<td>X</td>
</tr>
<tr>
<td>0x13</td>
<td>Enable EEPROM Emulation</td>
<td>X</td>
<td>invalid</td>
</tr>
<tr>
<td>0x14</td>
<td>Disable EEPROM Emulation</td>
<td>X</td>
<td>invalid</td>
</tr>
<tr>
<td>0x15</td>
<td>EEPROM Emulation Query</td>
<td>X</td>
<td>invalid</td>
</tr>
<tr>
<td>0x20</td>
<td>Partition D-Flash</td>
<td>X</td>
<td>invalid</td>
</tr>
</tbody>
</table>

3.1.3 RAM Map

The RAM memory maps are compatible between the XE and XS families, with smaller implemented sizes for the XS family. Compatibility can be maintained by not accessing areas of unimplemented RAM on the XS family.

The RAM memory sizes are mapped from the higher-order address to the lower-order address. The RPAGE register has equivalent default values for XE devices and XS devices out of reset, 0xFD. For simplicity, the RPAGE register should be left with this value. Table 6 shows a comparison of the XE and XS devices’ RAM locations for local and global maps.
3.2 Memory Protection Unit (MPU)

The XS family does not have a MPU. To maintain compatibility, do not use the MPU module on the XE device. The U bit is not present in the condition-code register (CCR) on the XS devices.

3.3 Signal Description

Packages and pin-outs are equivalent for 112 LQFP, 80 QFP, and 64 LQFP are upwards compatible. For a module on the XE family unimplemented on XS family devices, its I/O functions are unavailable on associated ports. All other appropriate I/O pin functions are compatible.

The module routing is not equivalent for the XE and XS families. However, the pinouts after reset are equivalent. On the XS Family, CAN0 routing options are removed and extra options are added for SCI1, TIM, and PWM. To maintain compatibility between the two families, modules routing for pinouts should be left to default reset conditions.

3.4 System Clock

The system-clock distribution is compatible.

3.5 Modes of Operation

Chip configuration is backwards compatible between XE and XS families. The XS family does not have an external bus. Therefore, to maintain compatibility, do not use expanded or emulation modes. All other modes are equivalent for power mode, freeze mode, and system state.

---

Table 6. RAM Addresses

<table>
<thead>
<tr>
<th>Device</th>
<th>Global Address Range</th>
<th>Local Address Range</th>
<th>4K RPAGE</th>
<th>Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>9S12XE100</td>
<td>0x0F_0000 – 0x0F_FFFF</td>
<td>0x1000 – 0x1FFF</td>
<td>0xF0 – 0xFD</td>
<td>64K</td>
</tr>
<tr>
<td>9S12XS256</td>
<td>0x0F_D000 – 0x0F_FFFF</td>
<td>0x1000 – 0x1FFF</td>
<td>0xFD</td>
<td>12K</td>
</tr>
<tr>
<td>9S12XS128</td>
<td>0x0F_E000 – 0x0F_FFFF</td>
<td>0x2000 – 0x3FFF</td>
<td>0xFD</td>
<td>8k</td>
</tr>
<tr>
<td>9S12XS64</td>
<td>0x0F_F000 – 0x0F_FFFF</td>
<td>Unimplemented</td>
<td>Unimplemented</td>
<td>4k</td>
</tr>
</tbody>
</table>

1 Table 6 assumes RAMHM=ROMHM=0 for the XE family. Not applicable for XS family.
2 The 9S12XS64 uses the 9S12XS128 die. RAH address ranges 2000 – 2FFF are untested and should not be used for reliability purposes.
3.6 Security

Security for XE and XS family is compatible with the options/security byte located at global address 0x7F_FF0F for both device families.

3.7 Resets and Interrupts/Vector Tables

Resets and interrupts are functionally compatible for the CPU. To maintain compatibility, do not route interrupts to the XGATE or have the XGATE interrupt the CPU. The vector locations are reserved where an interrupt is associated with a module not used on the XS family. For compatibility, these locations must remain unimplemented and unprogrammed or configured to point to a TRAP routine.

3.8 CPU12X

The CPU12X is compatible for low-power modes, background-debug mode, memory mapping control, and interrupt handling.

The XE devices have a maximum bus frequency of 50 MHz; the XS devices are specified at a maximum of 40 MHz. To maintain compatibility, do not exceed a bus frequency of 40 MHz.

The XS family does not have the MPU (memory protection unit), but the XE family does. CPU12X-1 is used for the XS family, and CPU12X-2 is used for the XE family. The U-bit is used in the CPU12X-2 condition code register that controls the system for user and supervisor states and removed in CPU12X-1.

The CPU and BDM on the XE family can access resources on different target busses in the same cycle, because all internal and external resources are connected to specific target busses. The XS family has one target bus for all the available resources. Therefore, to maintain compatibility between the families, do not use the CPU and BDM for simultaneous accesses.

3.9 Oscillator

The XE and XS families are compatible.

3.10 Clock and Reset Generator (CRG)

CRG modules are compatible.

3.11 Timer (TIM)

The XE and XS families have a standard timer module (TIM) but route to different I/O ports. The TIM module on the XE devices routes to port R; the XS devices routes to port T. Using the enhanced-capture-timer module (ECT) and only standard timer functions maintain code compatibility when developing an XE device to convert to an XS device. Compatibility is maintained because both modules route to port T and the ECT is a super set of the TIM functions.
Common functions of the TIM and ECT:

- A 16-bit counter
- A timer-overflow interrupt
- Up to eight input/output compare functions
- A 16-bit pulse accumulator

The ECT super set of functions that should not be used when implementing a TIM:

- 16-bit buffer registers on input-capture channels 0 to 3.
- User selectable delay counters on channels 0 to 3 for increased noise immunity.
- A 2nd 16-bit pulse accumulator (event-counter mode) on channel 0.
- Four, 8-bit, buffered pulse accumulators (event-counter mode) on channels 0 to 3
- A 16-bit modulus-down counter with 4-bit prescaler.

**NOTE**

On the ECT, the pulse accumulator is A or B; on the TIM, it is only referred to as the pulse accumulator.

### 3.12 Enhanced Capture Timer (ECT)

The XS family does not have an ECT module. To maintain code compatibility, use only the TIM functions of the ECT module.

### 3.13 Analog to Digital Converter (ATD)

The XE family has two, 16-channel ATD converters; the XS family has one, 16-channel ATD. To maintain code compatibility, use only ATD0 on the XE device when developing for an XS device.

### 3.14 Inter IC Interface (IIC)

The XS family does not have IIC. To maintain compatibility, do not use the IIC module on the XE device.

### 3.15 Serial Communications Interface (SCI)

SCI modules are compatible. The XS family has only two SCIs. Additional multiplexing is available on the XS devices for SCI1. To maintain compatibility, use only SCI0 and SCI1; module routing should be left to default reset condition of port S [2:3].

### 3.16 Serial Peripheral Interface (SPI)

The SPI module is compatible. The XS family has only one SPI. To maintain code compatibility, use only SPI0 on the XE device.

### 3.17 Pulse Width Modulator (PWM)

PWM modules are compatible.
3.18 MSCAN

The MSCAN modules are compatible. The XS family has only one CAN module. To maintain code compatibility, use only MSCAN0 and leave default routing on XE family to PM0 and PM1. On the XS family, CAN0 only routes to PM0 and PM1.

3.19 Port-Integration Module (PIM)

Because the XE and XS families have a different set of peripherals, differences in the PIM must be considered. The PIM module on all XE and XS family devices contains the same port control and status registers and is compatible when used as general purpose I/O (GPIO).

Unavailable ports on the XS devices are port F, L, and R. Therefore, to maintain compatibility, do not use these ports for general purpose I/O or module routing.

- Because each device has a different number of peripherals requiring I/O multiplexing, some larger devices’ functions are unavailable on a smaller device where an equivalent module is unused. Module routing reset conditions are equivalent for the XE and XS devices.
- SPI0 has equivalent multiplexing options. See Table 7 for details. The XS has additional module-routing options for the TIM, PWM, SCI0 and SCI1 that are unavailable on XE devices. To maintain these modules’ code compatibility, leave them to route to the port’s reset condition.

<table>
<thead>
<tr>
<th>Module</th>
<th>Related Pins</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPI0</td>
<td>MISO, MOSI, SCK, SS</td>
</tr>
<tr>
<td>PS4</td>
<td>PS5, PS6, PS7</td>
</tr>
<tr>
<td>PM2</td>
<td>PM4, PM5, PM3</td>
</tr>
</tbody>
</table>

Where a module on an XE family device is not implemented on XS devices, its functionality is unavailable on the appropriate I/O pins. For example, port A and B are available for addressing in expanded modes and GPIO on the XE family, but are only available for use as GPIO on the XS devices.

3.20 Voltage Regulator (VREG)

VREG is compatible.

3.21 XGATE

XS family does not have a XGATE module. To maintain code compatibility, do not use XGATE module on the XE device.

3.22 Enhanced Interrupt Module (XINT)

Interrupt modules are compatible for CPU. To maintain compatibility, do not route interrupts to the XGATE.
Part IDs

4 Part IDs

The part ID is located in two, 8-bit registers PARTIDH and PARTIDL (addresses 0x001A and 0x001B) for XE and XS families. The read-only value is a unique part ID for each device revision. Table 8 shows the assigned part ID number and mask-set number for each device.

The coding is as follows:

- Bit 15–12: Major family identifier
- Bit 11–8: Minor family identifier
- Bit 7–4: Major mask-set-revision number including FAB transfers
- Bit 3–0: Minor — non full — mask-set revision

Table 8. Part IDs

<table>
<thead>
<tr>
<th>Device</th>
<th>Mask Set Number</th>
<th>Part ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>MC9S12XEP100</td>
<td>2MR8H</td>
<td>0xCC92</td>
</tr>
<tr>
<td>MC9S12XS256</td>
<td>0M05M</td>
<td>0xC0C0</td>
</tr>
<tr>
<td>MC9S12XS128</td>
<td>0M04M</td>
<td>0xC1C0</td>
</tr>
<tr>
<td>MC9S12XS64</td>
<td>0M04M</td>
<td>0xC1C0</td>
</tr>
<tr>
<td></td>
<td>TBD</td>
<td>0xC2C0</td>
</tr>
</tbody>
</table>
How to Reach Us:

Home Page:  
www.freescale.com

E-mail:  
support@freescale.com

USA/Europe or Locations Not Listed:  
Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
support@freescale.com

Europe, Middle East, and Africa:  
Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
support@freescale.com

Japan:  
Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
0120 191014 or +81 3 5437 9125  
support.japan@freescale.com

Asia/Pacific:  
Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
support.asia@freescale.com

For Literature Requests Only:  
Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2006. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale’s Environmental Products program, go to http://www.freescale.com/epp.