%PDF-1.4
%
1 0 obj
<<
/JT 2 0 R
/Metadata 3 0 R
/Names 4 0 R
/OpenAction 5 0 R
/Outlines 6 0 R
/PageLabels 7 0 R
/PageLayout /OneColumn
/PageMode /UseOutlines
/Pages 8 0 R
/Type /Catalog
>>
endobj
9 0 obj
<<
/Author (Freescale Semiconductor, Inc.)
/Copyright (2011)
/CreationDate (D:20020605155706Z)
/Creator (FrameMaker 7.2)
/ModDate (D:20111031114158+05'30')
/Producer (Acrobat Distiller 9.4.6 \(Windows\))
/Subject (This design checklist describes the generally recommended connections for new designs based on the Freescale MPC8313E and MPC8313 processors. This document may also apply to future bus- or footprint-compatible processors. It can also serve as a useful guide to debugging a newly designed system by highlighting those areas of a design that merit special attention during initial system startup)
/Title (Design Checklist for PowerQUICC II Pro MPC8313E Processor)
>>
endobj
2 0 obj
<<
/A [10 0 R]
/Cn [11 0 R]
/V 1.1
>>
endobj
3 0 obj
<<
/Length 4458
/Subtype /XML
/Type /Metadata
>>
stream
2011
Acrobat Distiller 9.4.6 (Windows)
application/pdf
Design Checklist for PowerQUICC II Pro MPC8313E Processor
Freescale Semiconductor, Inc.
This design checklist describes the generally recommended connections for new designs based on the Freescale MPC8313E and MPC8313 processors. This document may also apply to future bus- or footprint-compatible processors. It can also serve as a useful guide to debugging a newly designed system by highlighting those areas of a design that merit special attention during initial system startup
2002-06-05T15:57:06Z
FrameMaker 7.2
2011-10-31T11:41:58+05:30
2011-10-31T11:41:58+05:30
2011
uuid:52c423f8-7568-4d49-bcb3-d2d0e1e7988e
uuid:1e4f1629-bd0e-4066-85e7-c1219dce98c1
endstream
endobj
4 0 obj
<<
/Dests 12 0 R
>>
endobj
5 0 obj
<<
/D [13 0 R /Fit]
/S /GoTo
>>
endobj
6 0 obj
<<
/Count 8
/First 14 0 R
/Last 15 0 R
>>
endobj
7 0 obj
<<
/Nums [0 16 0 R]
>>
endobj
8 0 obj
<<
/Count 36
/Kids [17 0 R 18 0 R 19 0 R 20 0 R]
/Type /Pages
>>
endobj
10 0 obj
<<
/Dt (D:20111020140334)
/JTM (Distiller)
>>
endobj
11 0 obj
<<
/D [21 0 R]
/MS 22 0 R
/Type /JobTicketContents
>>
endobj
12 0 obj
<<
/Kids [23 0 R 24 0 R 25 0 R 26 0 R 27 0 R]
>>
endobj
13 0 obj
<<
/Annots [28 0 R 29 0 R 30 0 R 31 0 R 32 0 R 33 0 R 34 0 R]
/Contents [35 0 R 36 0 R]
/CropBox [0 0 612 792]
/MediaBox [0 0 612 792]
/Parent 17 0 R
/Resources <<
/ColorSpace <<
/CS0 [/ICCBased 37 0 R]
>>
/ExtGState <<
/GS0 38 0 R
>>
/Font <<
/C0_0 39 0 R
/T1_0 40 0 R
/TT0 41 0 R
/TT1 42 0 R
>>
/ProcSet [/PDF /Text /ImageC]
/XObject <<
/Im0 43 0 R
/Im2 44 0 R
>>
>>
/Rotate 0
/Type /Page
>>
endobj
14 0 obj
<<
/Count 0
/Dest (G400946)
/Next 45 0 R
/Parent 6 0 R
/Title (Design Checklist for PowerQUICC II Pro MPC8313E Processor)
>>
endobj
15 0 obj
<<
/Count -1
/Dest (G420442)
/First 46 0 R
/Last 46 0 R
/Parent 6 0 R
/Prev 47 0 R
/Title (7 Revision History)
>>
endobj
16 0 obj
<<
/S /D
>>
endobj
17 0 obj
<<
/Count 10
/Kids [13 0 R 48 0 R 49 0 R 50 0 R 51 0 R 52 0 R 53 0 R 54 0 R 55 0 R 56 0 R]
/Parent 8 0 R
/Type /Pages
>>
endobj
18 0 obj
<<
/Count 10
/Kids [57 0 R 58 0 R 59 0 R 60 0 R 61 0 R 62 0 R 63 0 R 64 0 R 65 0 R 66 0 R]
/Parent 8 0 R
/Type /Pages
>>
endobj
19 0 obj
<<
/Count 10
/Kids [67 0 R 68 0 R 69 0 R 70 0 R 71 0 R 72 0 R 73 0 R 74 0 R 75 0 R 76 0 R]
/Parent 8 0 R
/Type /Pages
>>
endobj
20 0 obj
<<
/Count 6
/Kids [77 0 R 78 0 R 79 0 R 80 0 R 81 0 R 82 0 R]
/Parent 8 0 R
/Type /Pages
>>
endobj
21 0 obj
<<
/Fi [83 0 R]
/P [84 0 R]
>>
endobj
22 0 obj
<<
/Me 85 0 R
>>
endobj
23 0 obj
<<
/Limits [(F) (G405034)]
/Names [(F) 86 0 R (G349449) 87 0 R (G365703) 88 0 R (G365712) 89 0 R (G365713) 90 0 R
(G365726) 91 0 R (G365730) 92 0 R (G365736) 93 0 R (G365904) 94 0 R (G365906) 95 0 R
(G365911) 96 0 R (G366399) 97 0 R (G366400) 98 0 R (G366403) 99 0 R (G366413) 100 0 R
(G366418) 101 0 R (G366419) 102 0 R (G366427) 103 0 R (G366428) 104 0 R (G366694) 105 0 R
(G366698) 106 0 R (G366759) 107 0 R (G366762) 108 0 R (G366972) 109 0 R (G366974) 110 0 R
(G366980) 111 0 R (G366984) 112 0 R (G367025) 113 0 R (G367032) 114 0 R (G367067) 115 0 R
(G367070) 116 0 R (G367072) 117 0 R (G367693) 118 0 R (G368584) 119 0 R (G368586) 120 0 R
(G368587) 121 0 R (G368593) 122 0 R (G368594) 123 0 R (G369233) 124 0 R (G370055) 125 0 R
(G370896) 126 0 R (G370898) 127 0 R (G370900) 128 0 R (G371078) 129 0 R (G371080) 130 0 R
(G371082) 131 0 R (G371308) 132 0 R (G371311) 133 0 R (G372133) 134 0 R (G372872) 135 0 R
(G373394) 136 0 R (G374501) 137 0 R (G377395) 138 0 R (G383148) 139 0 R (G383867) 140 0 R
(G383870) 141 0 R (G400702) 142 0 R (G400946) 143 0 R (G402602) 144 0 R (G404099) 145 0 R
(G404426) 146 0 R (G404441) 147 0 R (G404699) 148 0 R (G405034) 149 0 R]
>>
endobj
24 0 obj
<<
/Limits [(G405040) (G446580)]
/Names [(G405040) 150 0 R (G405095) 151 0 R (G405344) 152 0 R (G405494) 153 0 R (G405522) 154 0 R
(G407274) 155 0 R (G407965) 156 0 R (G408316) 157 0 R (G408348) 158 0 R (G408410) 159 0 R
(G408638) 160 0 R (G409329) 161 0 R (G409892) 162 0 R (G410852) 163 0 R (G411019) 164 0 R
(G411927) 165 0 R (G413104) 166 0 R (G413487) 167 0 R (G413533) 168 0 R (G413804) 169 0 R
(G413939) 170 0 R (G420033) 171 0 R (G420190) 172 0 R (G420320) 173 0 R (G420336) 174 0 R
(G420374) 175 0 R (G420442) 176 0 R (G420965) 177 0 R (G423284) 178 0 R (G423931) 179 0 R
(G429751) 180 0 R (G430117) 181 0 R (G435393) 182 0 R (G435400) 183 0 R (G435428) 184 0 R
(G435435) 185 0 R (G435478) 186 0 R (G435492) 187 0 R (G435521) 188 0 R (G435557) 189 0 R
(G435568) 190 0 R (G438595) 191 0 R (G439355) 192 0 R (G441084) 193 0 R (G441086) 194 0 R
(G441090) 195 0 R (G441232) 196 0 R (G441236) 197 0 R (G441763) 198 0 R (G443002) 199 0 R
(G443353) 200 0 R (G444008) 201 0 R (G446211) 202 0 R (G446318) 203 0 R (G446321) 204 0 R
(G446375) 205 0 R (G446399) 206 0 R (G446400) 207 0 R (G446407) 208 0 R (G446491) 209 0 R
(G446498) 210 0 R (G446575) 211 0 R (G446579) 212 0 R (G446580) 213 0 R]
>>
endobj
25 0 obj
<<
/Limits [(G446587) (I1.446998)]
/Names [(G446587) 214 0 R (G446678) 215 0 R (G446680) 216 0 R (G449538) 217 0 R (G449647) 218 0 R
(G449664) 219 0 R (G449682) 220 0 R (I1.365905) 221 0 R (I1.366000) 222 0 R (I1.366693) 223 0 R
(I1.366971) 224 0 R (I1.367031) 225 0 R (I1.367692) 226 0 R (I1.368585) 227 0 R (I1.369719) 228 0 R
(I1.370051) 229 0 R (I1.370897) 230 0 R (I1.370907) 231 0 R (I1.371079) 232 0 R (I1.377585) 233 0 R
(I1.404098) 234 0 R (I1.404425) 235 0 R (I1.404437) 236 0 R (I1.404698) 237 0 R (I1.405033) 238 0 R
(I1.405094) 239 0 R (I1.407270) 240 0 R (I1.407961) 241 0 R (I1.408347) 242 0 R (I1.408409) 243 0 R
(I1.408637) 244 0 R (I1.411015) 245 0 R (I1.411923) 246 0 R (I1.413753) 247 0 R (I1.413807) 248 0 R
(I1.420032) 249 0 R (I1.420441) 250 0 R (I1.420964) 251 0 R (I1.421036) 252 0 R (I1.422212) 253 0 R
(I1.422256) 254 0 R (I1.422797) 255 0 R (I1.423280) 256 0 R (I1.423938) 257 0 R (I1.424410) 258 0 R
(I1.429722) 259 0 R (I1.429818) 260 0 R (I1.429829) 261 0 R (I1.438591) 262 0 R (I1.441085) 263 0 R
(I1.441759) 264 0 R (I1.442998) 265 0 R (I1.443349) 266 0 R (I1.444004) 267 0 R (I1.445267) 268 0 R
(I1.446207) 269 0 R (I1.446398) 270 0 R (I1.446403) 271 0 R (I1.446494) 272 0 R (I1.446578) 273 0 R
(I1.446583) 274 0 R (I1.446679) 275 0 R (I1.446932) 276 0 R (I1.446998) 277 0 R]
>>
endobj
26 0 obj
<<
/Limits [(I1.448794) (M9.76682.TBTitle.Table6.Clock.Signal.Pin.Listing)]
/Names [(I1.448794) 278 0 R (I1.448810) 279 0 R (I1.448826) 280 0 R (I1.448842) 281 0 R (I1.448864) 282 0 R
(I1.448899) 283 0 R (I1.448912) 284 0 R (I1.448926) 285 0 R (I1.448939) 286 0 R (I1.448952) 287 0 R
(I1.449173) 288 0 R (I1.449186) 289 0 R (I1.449199) 290 0 R (I1.449215) 291 0 R (I1.449231) 292 0 R
(I1.449247) 293 0 R (I1.449266) 294 0 R (I1.449282) 295 0 R (I1.449295) 296 0 R (I1.449308) 297 0 R
(I1.449321) 298 0 R (I1.449340) 299 0 R (I1.449382) 300 0 R (I1.449534) 301 0 R (I1.449665) 302 0 R
(I1.449681) 303 0 R (L) 304 0 R (M9.11487.Heading3.67.Triple.Speed.Ethernet.Controllers) 305 0 R (M9.13644.TBTitle.Table11.PCI.Bus.Interface.Pin.Listing) 306 0 R (M9.16244.TBTitle.Table12.DDR.SDRAM.Pin.Listing) 307 0 R
(M9.17408.Heading3.68.DUART) 308 0 R (M9.18559.Heading2.5.JTAG.and.Debug) 309 0 R (M9.20906.TBTitle.Table7.JTAG.and.TEST.Pin.Listing) 310 0 R (M9.20924.FigTitle.Figure1.PLL.Power.Supply.Filter.Circuit) 311 0 R (M9.22796.Heading3.610.SPI) 312 0 R
(M9.23010.Heading3.66.Programmable.Interrupt.Controller) 313 0 R (M9.26210.Heading3.22.Power.Consumption) 314 0 R (M9.28942.Heading2.8.Revision.History) 315 0 R (M9.30215.Heading3.69.I2C.Interface) 316 0 R (M9.31307.TBTitle.Table5.Reset.Configuration.Pin.Listing) 317 0 R
(M9.31513.TBTitle.Table20.ThreeSpeed.Ethernet.Controller.Pin.Listing) 318 0 R (M9.32554.TBTitle.Table10.Document.Revision.History) 319 0 R (M9.36519.Heading3.32.System.Clock.in.PCI.Agent.Mode) 320 0 R (M9.37301.TBTitle.Table12.USBDR.Pin.Listing) 321 0 R (M9.37964.TBTitle.Table16.SGMII.Pins.List) 322 0 R
(M9.42161.FigTitle.Figure6.Local.bus.address) 323 0 R (M9.44691.FigTitle.Figure13.Switching.off.VDD.using.FET) 324 0 R (M9.47321.TBTitle.Table4.Power.Signal.Pin.Listing) 325 0 R (M9.48026.Heading2.3.Clocking) 326 0 R (M9.48114.FigTitle.Figure2.Clock.Subsystem.Block.Diagram) 327 0 R
(M9.49236.FigTitle.Figure4.HRESET.and.SRESET.connection) 328 0 R (M9.52951.TBTitle.Table7.Reset.Configuration.Word.Source) 329 0 R (M9.54367.Heading3.62.DDR.SDRAM) 330 0 R (M9.55616.Heading2.2.Power) 331 0 R (M9.56349.Heading3.11.References) 332 0 R
(M9.56361.Heading3.26.PLL.Power.Supply.Filtering) 333 0 R (M9.58567.FigTitle.Figure11.USBDR.as.HOST.in.UTMI.Mode) 334 0 R (M9.60197.TBTitle.Table21.Dual.UART.Pin.Listing) 335 0 R (M9.63540.Heading3.31.System.Clock.in.PCI.Host.Mode) 336 0 R (M9.64044.FigTitle.Figure3.COP.Connections.to.PowerQUICC.II.Pro) 337 0 R
(M9.67482.TBTitle.Table14.Local.Bus.Pin.Listing) 338 0 R (M9.72961.TBTitle.Table18.Programmable.Interrupt.Controller.Pin.Listing) 339 0 R (M9.73368.FigTitle.Figure2.PLL.Power.Supply.Filter.Circuit) 340 0 R (M9.76682.TBTitle.Table6.Clock.Signal.Pin.Listing) 341 0 R]
>>
endobj
27 0 obj
<<
/Limits [(M9.78524.FigTitle.Figure14.Switching.off.VDD.using.a.Regulator) (P.9)]
/Names [(M9.78524.FigTitle.Figure14.Switching.off.VDD.using.a.Regulator) 342 0 R (M9.78634.Heading2.1.Introduction) 343 0 R (M9.78641.TBTitle.Table23.SPI.Pin.Listing) 344 0 R (M9.78833.FigTitle.Figure9.NAND.Flash.Connection.Diagram) 345 0 R (M9.79706.Heading3.63.Local.Bus.Controller) 346 0 R
(M9.79999.Heading2.6.Functional.Blocks) 347 0 R (M9.80214.FigTitle.Figure12.USBDR.as.DEVICE.in.UTMI.Mode) 348 0 R (M9.81484.Heading3.65.USB) 349 0 R (M9.82134.TBTitle.Table1.PowerQUICC.II.Pro.MPC831x.Product.Revisions) 350 0 R (M9.83190.FigTitle.Figure4.COP.Connector.Physical.Pinout) 351 0 R
(M9.83453.TBTitle.Table19.TSEC.MACPHY.modes) 352 0 R (M9.84196.TBTitle.Table7) 353 0 R (M9.84933.TBTitle.Table22.I2C.Pin.Listing) 354 0 R (M9.85431.FigTitle.Figure7.LALE.timing) 355 0 R (M9.87781.TBTitle.Table17.Universal.Serial.Bus.Pin.Listing) 356 0 R
(M9.88041.TBTitle.Table18.Programmable.Interrupt.Controller.Pin.Listing) 357 0 R (M9.88558.TBTitle.Table10.Local.Bus.Byte.Lane.Control) 358 0 R (M9.88699.FigTitle.Figure5.USB.Interface.Block.Diagram) 359 0 R (M9.89375.Heading3.64.General.Purpose.IO.Timers) 360 0 R (M9.92033.Heading3.61.Core) 361 0 R
(M9.95223.Heading2.4.PowerOn.Reset.and.Reset.Configurations) 362 0 R (P.1) 363 0 R (P.10) 364 0 R (P.11) 365 0 R (P.12) 366 0 R
(P.13) 367 0 R (P.14) 368 0 R (P.15) 369 0 R (P.16) 370 0 R (P.17) 371 0 R
(P.18) 372 0 R (P.19) 373 0 R (P.2) 374 0 R (P.20) 375 0 R (P.21) 376 0 R
(P.22) 377 0 R (P.23) 378 0 R (P.24) 379 0 R (P.25) 380 0 R (P.26) 381 0 R
(P.27) 382 0 R (P.28) 383 0 R (P.29) 384 0 R (P.3) 385 0 R (P.30) 386 0 R
(P.31) 387 0 R (P.32) 388 0 R (P.33) 389 0 R (P.34) 390 0 R (P.35) 391 0 R
(P.36) 392 0 R (P.4) 393 0 R (P.5) 394 0 R (P.6) 395 0 R (P.7) 396 0 R
(P.8) 397 0 R (P.9) 398 0 R]
>>
endobj
28 0 obj
<<
/Border [0 0 0]
/Dest (G420965)
/Rect [360 448.86 558 458.22]
/Subtype /Link
/Type /Annot
>>
endobj
29 0 obj
<<
/Border [0 0 0]
/Dest (G365906)
/Rect [360 437.88 558 447.24]
/Subtype /Link
/Type /Annot
>>
endobj
30 0 obj
<<
/Border [0 0 0]
/Dest (G366694)
/Rect [360 426.84 558 436.26]
/Subtype /Link
/Type /Annot
>>
endobj
31 0 obj
<<
/Border [0 0 0]
/Dest (G366972)
/Rect [360 415.86 558 425.22]
/Subtype /Link
/Type /Annot
>>
endobj
32 0 obj
<<
/Border [0 0 0]
/Dest (G405034)
/Rect [360 404.88 558 414.24]
/Subtype /Link
/Type /Annot
>>
endobj
33 0 obj
<<
/Border [0 0 0]
/Dest (G404426)
/Rect [360 393.84 558 403.2]
/Subtype /Link
/Type /Annot
>>
endobj
34 0 obj
<<
/Border [0 0 0]
/Dest (G420442)
/Rect [360 382.86 558 392.22]
/Subtype /Link
/Type /Annot
>>
endobj
35 0 obj
<<
/Filter /FlateDecode
/Length 1606
>>
stream
HW[oV~W#D+,RSGJ$[!*̞]Sl,a[Rjr3͝7'.8[HXo!KyG6S#k Xu+OPM9}F?xFTDENT29>VǬкW\t/]~\[*%i"PfaCmg =6OX搥i:tb-(Hz>8ؾ
>o=^a'H+34HR|,;249ք9]Zo1 q|+Z֓XvvJT~UzlҜϤȇ+xTAIB"l-
^REx),h.Uz>HodPL^L@R mJ$fO5"OPRD',Db@<xH@DhH1y'kU-&yn3/ j냀=̛3!hњTCRl6v5wW]Oe[:
Q1ť6\"%nծ-'DW67nLa~<ܣ.fڕ}lj8x~!so-:d,Ôi/$AjBK} EamSk.<"ӌ=)F;%,|žkxx@
lup{b@HY/l>FE>}uMWǜ!>c=E
,D/
8vn;ZeE"I=Ƒw{zw:9zsL̴덉&Ꞻ .6ʼDJ/簿k"vuECh(]CāpEdIMB}z4teUD&G
{`slAg( "b-JQҬ?>$Lei<"Z$:gQϲ*)I5E'tPI)
q'IxqNY!SRt5Q\O]=;&2)%\`3J8ο:h'8OeY%8
$Tx]Ӥozm$n Q!ӛ^_3*Ay7eRf oݣk;
7[3dIg W{FYRWl`T? fro_!^lTFiG2:36<ȥ;aw-T#MLo_2`,!
2b&0|vfw(Pl5F!\G6w7 D/RsLGZR
fj.iv?5w8Y9գf3/Ь#ɩx e?`A! U.Gv_\
mg!_t*4$O"C$EjptX
I/^C?i@BM">y_}QN)1G?3im}NLb>վ:mmMp>|3#5\q;T]9=҄?P ]ץ/ C
endstream
endobj
36 0 obj
<<
/Filter /FlateDecode
/Length 66
>>
stream
x+27ѳ047256Q0 B=conjgif``dTd˥k A
#
endstream
endobj
37 0 obj
<<
/Alternate /DeviceRGB
/Filter /FlateDecode
/Length 2597
/N 3
>>
stream
hޜwTTϽwz0z.0. Qf Ml@DEHb!(`HPb0dFJ|yyǽgs{. $O./ 'z8WGб x 0Y驾A@$/7z HeOOҬT _lN:K"N3"$F/JPrb[䥟}Qd[Sl1x{#bG\NoX3I[ql2 $8xtr p/8pCfq.Knjm͠{r28?.)ɩL^6 g,qm"[Z[Z~Q7%"
3R `̊j[~ : w! $E}kyhyRm333:
}=#vʉe
tqX)I)B>==
<8Xȉ9