

Freescale Semiconductor Application Note

Document Number: AN3640 Rev. 3, 08/2010

MPC8548E PowerQUICC III Family Bring-Up Guide

This document provides recommendations for new designs based on the MPC8548E PowerQUICCTM III family of integrated host communications processors (collectively referred to throughout this document as MPC8548E):

- MPC8548E
- MPC8548
- MPC8547E
- MPC8545E
- MPC8545
- MPC8543E
- MPC8543

This document may also be useful in debugging newly designed systems by highlighting those aspects of a design that merit special attention during initial system startup.

For updates to this document, refer to the website listed on the back cover of this document.

Contents

1.	Introduction
2.	Power
3.	Power-On Reset and Reset Configurations
4.	Device Pins 12
6.	DDR Interface 14
7.	Debug and Test Interface 15
8.	DMA Interface 16
9.	DUART Interface 17
10.	Ethernet Management Interface 17
11.	eTSEC Interface
12.	I2C Interface 19
13.	JTAG Interface 19
14.	Local Bus Interface 23
15.	PCI Interface
16.	PIC Interface
17.	SerDes Interface
18.	System Control
19.	Reserved Pins 28
20.	Power and Ground Signals 29
21.	Revision History 29



© Freescale Semiconductor, Inc., 2010. All rights reserved.



1 Introduction

This section outlines recommendations to simplify the first phase of design. Before designing a system with an MPC8548E device, it is recommended that the designer be familiar with the available documentation, software, models, and tools.

1.1 References

Some references listed here may be available only under a non-disclosure agreement (NDA). Contact your local field applications engineer or sales representative to obtain a copy.

- Collateral
 - MPC8548E PowerQUICC IIITM Integrated Host Processor Family Reference Manual (MPC8548ERM)
 - Errata to MPC8548E PowerQUICC[™] III Integrated Host Processor Family Reference *Manual* (MPC8548ERMAD)
 - Device Errata for the MPC8548E PowerQUICCTM III (MPC8548ECE)
 - *MPC*8548E PowerQUICC III[™] Integrated Processor Hardware Specifications (MPC8548EEC)
- Tools
 - Boot sequencer generator tool
 - UPM Programming tool
- Models
 - IBIS
 - BSDL

1.2 Device Errata

The device errata document describes the latest fixes and work arounds for the MPC8548E. The errata document should be thoroughly researched prior to starting a design with the respective MPC8548E device.

1.3 Boot Sequencer Tool

The MPC8548E features the boot sequencer to allow configuration of any memory-mapped register before the completion of power-on reset (POR). The register data to be changed is stored in an I²C EEPROM. The MPC8548E requires a particular data format for register changes as outlined in the MPC8548ERM. The boot sequencer tool is a C-code file. When compiled and given a sample data file, it generates the appropriate raw data format as outlined in the MPC8548ERM (that is, an s-record file that can be used to program the EEPROM).



1.4 UPM Programming Tool

The UPM programming tool features a GUI for a user-friendly programming interface. It allows programming of all three of the MPC8548E's UPM machines. The GUI consists of a wave editor, a table editor, and a report generator. The user can edit the waveform directly or the RAM array directly. At the end of programming, the report generator prints out the UPM RAM array that can be used in a C-program.

1.5 Available Training

Our third-party partners are part of an extensive Design Alliance Program. The current training partners can be found on our website under Design Alliance Program.

Training material from past Smart Network Developer's Forums and Freescale Technology Forums are also available. These trainings modules are a valuable resource in understanding the MPC8548E. This material is also available at our website listed on the back cover of this document.

1.6 Product Revisions

Table 1 lists the processor version register (PVR) and system version register (SVR) values for the various MPC8548E derivatives of silicon.

Silicon Version	Device Number	Core Revision	Processor Version Register (PVR) Value	System Version Register (SVR) Value
Ver. 2.0	MPC8548	Rev. 2.0	0x8021_0020	0x8031_0020
	MPC8548E			0x8039_0020
	MPC8547E			0x8039_0120
	MPC8545			0x8031_0220
	MPC8545E			0x8039_0220
	MPC8543			0x8032_0020
	MPC8543E			0x803A_0020
Ver. 2.1	MPC8548	Rev. 2.2	0x8021_0022	0x8031_0021
	MPC8548E			0x8039_0021
	MPC8547E			0x8039_0121
	MPC8545			0x8031_0221
	MPC8545E			0x8039_0221
	MPC8543	1		0x8032_0021
	MPC8543E			0x803A_0021

Table 1. MPC8548E PowerQUICC III Product Revisions



2 Power

This section provides design considerations for the MPC8548E power supplies, as well as power sequencing. For information on AC and DC electrical specifications and thermal characteristics for the MPC8548E, refer to the MPC8548E Hardware Specification (MPC8548EEC).

2.1 Power Supplies

The MPC8548E has a core voltage V_{DD} and SerDes voltages SV_{DD} and XV_{DD} , which operate at a lower voltage than the I/O voltages BV_{DD} , GV_{DD} , LV_{DD} , OV_{DD} , and TV_{DD} . It is recommended that the core voltage V_{DD} of MPC8548E be supplied through a variable switching supply or regulator to allow for future compatibility with possible core voltage changes on future silicon revisions. The core voltage, 1.1 V (±5%), is supplied across V_{DD} and GND.

The I/O blocks of the MPC8548E are supplied with the following:

- 2.5 V (\pm 5%) or 3.3 V (\pm 5%) across BV_{DD} and GND
- 1.8 V (\pm 5%) or 2.5 V (\pm 5%) across GV_{DD} and GND
- 2.5 V (\pm 5%) or 3.3 V (\pm 5%) across LV_{DD} and GND
- 3.3 V (\pm 5%) across OV_{DD} and GND
- 1.1 V (\pm 5%) across SV_{DD} and GND
- + 2.5 V (±5%) or 3.3 V (±5%) across TV_{DD} and GND
- 1.1 V (\pm 5%) across XV_{DD} and GND

Typically, these are supplied by simple linear regulators. This increases the complexity of the system because multiple voltage supplies and PCB power planes are required for the design.

Both LV_{DD} and TV_{DD} are used to supply the eTSEC interfaces on the device; LV_{DD} manages eTSEC1 and eTSEC2, and TV_{DD} manages eTSEC3 and eTSEC4. For the respective eTSEC, LV_{DD}/TV_{DD} must be the following:

- 3.3 V for GMII, MII, RMII, or TBI modes of operation
- 2.5 V for GMII, RGMII, RTBI, or FIFO modes of operation

NOTE

As a result, 3.3 V and 2.5 V modes cannot be paired on eTSECs powered by the same I/O supply on the MPC8548E.

2.2 Power Consumption

Operating-mode power dissipation numbers (TYPICAL) are provided in the MPC8548E Hardware Specification (MPC8548EEC). Two TYPICAL numbers are provided, one at 65 °C and one at 105 °C, to assist in the thermal design for the device. If the targeted junction temperature (T_J) of the MPC8548E in the system is not one of these two temperatures, a linear extrapolation of these two TYPICAL dissipation values can be used to estimate the power dissipation at the targeted junction temperature.

The MAXIMUM number, provided at 105 °C, is intended to assist in the power supply design selection.



A low-power SLEEP mode dissipation (at 65 $^{\circ}$ C) is also provided for applications concerned about minimizing power consumption when the MPC8548E is not active.

NOTE

The SLEEP, TYPICAL, and MAXIMUM power numbers are based on the power dissipation on the 1.1 V nominal V_{DD} supply only. Typical power dissipation estimates on the peripheral supplies (BV_{DD}, GV_{DD}, LV_{DD}, OV_{DD}, TV_{DD}, and XV_{DD}) are provided in the MPC8548EEC document.

2.3 I/O Power Dissipation

I/O usage varies from design to design. Table 2 provides power dissipation estimates for the I/O supplies.

Interface	Parameters	1.1 V (XV _{DD})	1.8 V (GV _{DD})	2.5 V (B/G/LV _{DD})	3.3 V (B/L/OV _{DD})	Comments
DDR	266 MHz data	—	0.31 W	0.59W	—	—
	333 MHz data	—	0.38 W	0.73W	—	
	400 MHz data		0.46 W			
	533 MHz data	_	0.60 W	_	—	
PCI Express	x8, 2.5 G-baud	0.71 W	—	—	—	—
Serial RapidIO	x4, 2.5 G-baud	0.49 W	—	—	—	—
PCI Express	64-bit, 133 MHz	_	—	_	0.25 W	—
PCI	64-bit, 66 MHz	_	—	_	0.14 W	Power per PCI port
	64-bit, 66 MHz	_	—	—	0.08 W	
	32-bit, 66 MHz	_	—	—	0.07 W	
	32-bit, 33 MHz	_	—	—	0.04 W	
Local bus	32-bit, 133 MHz	_	—	0.14 W	0.24 W	—
	32-bit, 66 MHz	_	—	0.07 W	0.13 W	-
	32-bit, 33 MHz	_	—	0.04 W	0.07 W	
eTSEC	MII	_	—	—	0.01 W	Power per
(10/100/1000 Ethernet)	GMII	_	—	—	0.07 W	eTSEC used
,	ТВІ				0.07 W	
	RGMII	—	—	0.04 W	—	1
	RTBI	—	—	0.04 W	—	1
eTSEC (packet	8-bit, 200 MHz	_	—	0.11 W	—	Power per FIFO interface used
FIFO)	8-bit, 155 MHz	_	—	0.08 W	—	

Table 2. Estimated I/O Power Dissipation



2.4 Power Sequencing

The device requires its power rails to be applied in a specific sequence to ensure proper device operation. These requirements per the MPC8548EEC document are as follows for power-up:

- 1. V_{DD} , AV_{DD} , n, BV_{DD} , LV_{DD} , OV_{DD} , SV_{DD} , TV_{DD} , XV_{DD}
- 2. GV_{DD}

All supplies must be at their stable values within 50 ms.


The purpose of the sequence is to guarantee the state of the DDR signals at reset. In order to guarantee MCKE low during power-up (as should be *attempted* per the JEDEC JESD79-2C specification), the above sequencing for GV_{DD} is required. If there is no concern about any of the DDR signals being in an indeterminate state during power-up, then the sequencing of GV_{DD} is not required.

From a system standpoint, if any of the I/O power supplies ramp prior to the V_{DD} core supply, the I/Os associated with that I/O supply may drive a logic one or zero during power-up, and extra current may be drawn by the device.

2.5 PLL Power Supply Filtering

Each of the PLLs on the MPC8548E is provided with power through independent power supply pins (AV_{DD}_PLAT, AV_{DD}_CORE, AV_{DD}_PCI, AV_{DD}_LBIU, and AV_{DD}_SRDS, respectively). Ideally, these voltages are derived directly from V_{DD} through a low-frequency filter scheme.

While there are a number of ways to reliably provide power to the PLLs, the recommended solution is to provide independent filter circuits per PLL power supply as illustrated in Figure 1, Figure 2, and Figure 3, one to each of the AV_{DD} pins. By providing independent filters to each PLL, the opportunity to cause noise injection from one PLL to the other is reduced. This circuit is intended to filter noise in the PLLs resonant frequency range from a 500-kHz to 10-MHz range. If the PCI is run in synchronous mode, no filter is required for AV_{DD} -PCI.








Figure 2. PLL Power Supply Filter Circuit with PLAT Pins







Figure 3. PLL Power Supply Filter Circuit with CORE Pins

The AV_{DD}_SRDS signal provides power for the analog portions of the SerDes PLL. To ensure stability of the internal clock, the power supplied to the PLL is filtered using a circuit similar to the one shown in Figure 4. If the SerDes is not used, a filter for AV_{DD}_SRDS is not required.



1. An 0805 sized capacitor is recommended for system initial bring-up.

Figure 4. SerDes PLL Power Supply Filter

Each circuit should be placed as close as possible to the specific AV_{DD} pin being supplied to minimize noise coupled from nearby circuits.

These filters are a necessary extension of the PLL circuitry and are to what the device is specified. Any deviation from the recommended filters are done at the customer's risk (unless specified by Freescale).

2.6 Power Supply Decoupling

The MPC8548E requires a clean, tightly regulated source of power. The system designer should place at least one decoupling capacitor at each V_{DD} and $B/G/L/O/TV_{DD}$ pin of the device. These decoupling capacitors should have a value of 0.1 µF and receive their power from separate V_{DD} , $B/G/L/O/TV_{DD}$, and GND power planes in the PCB, utilizing short traces to minimize inductance.

In addition, several bulk storage capacitors should be distributed around the PCB to feed the V_{DD} and $B/G/L/O/TV_{DD}$ planes to enable quick recharging of the smaller chip capacitors.

The capacitors should be placed as close as possible to the MPC8548E processor. The capacitors need to be selected to work well with the power supply so they can handle the dynamic load requirements of the MPC8548E. For good, clean power supplied to the MPC8548E, the customer should work closely with their power-supply vendor to choose the correct value and type of capacitors.

If the SerDes is used, it requires a clean, tightly regulated source of power (SV_{DD} and XV_{DD}) to ensure low jitter on transmit and reliable recovery of data in the receiver:

- The board should have at least 10 x 10-nF SMT ceramic chip capacitors as close as possible to the supply balls of the device.
- There should be a 1- μ F ceramic chip capacitor from each SerDes supply (SV_{DD} and XV_{DD}) to the board ground plane on each side of the device.



Power-On Reset and Reset Configurations

• Between the device and any SerDes voltage regulator should be a 10- μ F, low ESR SMT tantalum chip capacitor and a 100- μ F, low ESR SMT tantalum chip capacitor. This should be done for all SerDes supplies.

2.7 Power Supplies Checklist

Table 3 provides a summary MPC8548E power supply checklist for the designer.

Item	Description	Completed
1	All power supplies have a voltage tolerance no greater than 5% from the nominal value.	
2	eTSEC supplies are chosen according to the mode of operation used.	
3	Power supply selected is based on MAXIMUM power dissipation.	
4	Thermal design is based on TYPICAL power dissipation.	
5	Power-up sequence is less than 50 ms.	
6	Power sequencing is understood and based on whether or not latch-up or garbage data written to DDR is a concern	
7	Recommended PLL filter circuit is applied to AV _{DD} _PLAT, AV _{DD} _CORE, and AV _{DD} _LBIU.	
8	If PCI is used in asynchronous mode, then the recommended PLL filter circuit is applied to AV _{DD} _PCI.	
9	If SerDes is used, then the recommended PLL filter circuit is applied to AV _{DD} _SRDS.	
10	PLL filter circuits are placed as close to the respective AV _{DD} pin as possible.	
11	Decoupling capacitors of 0.1 μ F are placed at each V _{DD} , B/G/L/O/TV _{DD} pin.	
12	Bulk capacitors are placed on each V _{DD} , B/G/L/O/TV _{DD} plane.	
13	If SerDes is used, the recommended decoupling for S/XV _{DD} is used.	

3 Power-On Reset and Reset Configurations

This section provides information about reset configurations.

3.1 Configuration and Timing

Various device functions are initialized by sampling certain signals during the assertion of $\overline{\text{HRESET}}$. These power-on reset (POR) inputs are either pulled high or low during this period. While these pins are generally output pins during normal operation, they are treated as inputs while $\overline{\text{HRESET}}$ is asserted. $\overline{\text{HRESET}}$ must be asserted for a minimum on 100 µs. When $\overline{\text{HRESET}}$ de-asserts, the configuration pins are sampled and latched into registers, and the pins then take on their normal output circuit characteristics.

Most of the configuration pins have an internally gated 20-k Ω pull-up resistor, enabled only during HRESET. For those configurations in which the default state is desired, no external pull-up is required. Otherwise, a 4.7-k Ω pull-down resistor is recommended to pull the configuration pin to a valid logic low level. In the case where a configuration pin has no default, 4.7-k Ω pull-up or pull-down resistors are recommended for appropriate configuration of the pin.



An alternative to using pull-up and pull-down resistors to configure the POR pins is to use a PLD or similar device which drives the configuration signals to the MPC8548E when HRESET is asserted. The PLD must begin to drive these signals at least 4 SYSCLK cycles prior to the de-assertion of HRESET (PLL configuration inputs must meet a 100-µs set-up time to HRESET), hold their values for at least 2 SYSCLK cycles after the de-assertion of HRESET, and then release the pins to high impedance afterward for normal device operation.

3.2 Configuration Settings

Table 4 summarizes the customer-configurable device settings for the MPC8548E. Refer to the MPC8548ERM for a more detailed description of each configuration option.

Configuration Type	Functional Pins	Comments
MPC8548E Derivative	DMA_DACK[0:1]	There is no default value for this family device selection; these signals must be pulled to the desired value. Note: A family derivative with features not supported is not guaranteed to function if reconfigured as a fully featured derivative. For more information, see Table 5.
CCB Clock PLL Ratio	LA[28:31]	There is no default value for this PLL ratio; these signals must be pulled to the desired value
e500 Core PLL Ratio	LBCTL, LALE, LGPL2	There is no default value for this PLL ratio; these signals must be pulled to the desired value
Boot ROM Location	TSEC1_TXD[6:4]	Default: Local Bus GPCM (32-bit ROM)
Host/Agent	LWE[1:3]	Default: MPC8548E acts as the host processor/root complex
I/O Port Selection	TSEC1_TXD[3:1]	Default: PCI Express x8 (2.5 Gbps); 100-MHz reference clock
CPU Boot	LA27	Default: e500 core is allowed to boot without waiting for configuration by an external master.
Boot Sequencer	LGPL3, LGPL5	Default: Boot sequencer is disabled.
DDR DRAM Type	TSEC2_TXD1, TSEC2_TX_ER	Default: DDR controller is configured for DDR2
eTSEC1/2 Width	EC_MDC	Default: eTSEC1 and eTSEC2 Ethernet interfaces operate in their standard width TBI, GMII, MII. Or, if eTSEC1 is in FIFO mode, it operates as a 16-bit FIFO. eTSEC2 FIFO width is 8 bits regardless of this configuration setting.
eTSEC3/4 Width	TSEC3_TXD2	Default: eTSEC3 Ethernet interface operates in standard TBI, GMII, MII, or 8-bit FIFO mode. eTSEC 4 is unavailable.
eTSEC1 Protocol	TSEC1_TXD0, TSEC1_TXD7	Default: The eTSEC1 controller operates using the TBI protocol (or RTBI if configured in reduced mode).
eTSEC2 Protocol	TSEC2_TXD0, TSEC2_TXD7	Default: The eTSEC2 controller operates using the TBI protocol (or RTBI if configured in reduced mode).
eTSEC3 Protocol	TSEC3_TXD0, TSEC3_TXD1	Default: The eTSEC3 controller operates using the TBI protocol (or RTBI if configured in reduced mode).

Table 4. User Configuration Options



Configuration Type	Functional Pins	Comments
eTSEC4 Protocol	TSEC4_TXD0, TSEC4_TXD1	Default: The eTSEC4 controller operates using the RTBI protocol.
RapidIO® Device ID	TSEC2_TXD[2:4]	Default: Device ID[5:7] default to 1s.
RapidIO System Size	LGPL0	Default: Small system size (up to 256 devices).
PCI1 Clock Select	PCI2_GNT3	Default: Synchronous mode. SYSCLK is used as the clock for the PCI1/PCI Express interface.
PCI2 Clock Select	PCI2_GNT4	Default: Synchronous mode. SYSCLK is used as the clock for the PCI2 interface.
PCI1 Speed Configuration	LWE0	Default: PCI frequency above 33 MHz or PCI Express frequency above 66 MHz.
PCI2 Speed Configuration	LGPL1	Default: PCI frequency above 33 MHz.
PCI Bus Width	PCI1_REQ64	Default: The PCI1/PCI Express interface operates as a 32-bit interface.
PCI1 I/O Impedance	PCI1_GNT1	Default: 42- Ω I/O drivers are used on the PCI1/PCI Express interface.
PCI2 I/O Impedance	PCI2_GNT1	Default: 42- Ω I/O drivers are used on the PCI2 interface.
PCI1/PCI Express Arbiter	PCI1_GNT2	Default: The on-chip PCI1/PCI Express arbiter is enabled.
PCI2 Arbiter	PCI2_GNT2	Default: The on-chip PCI2 arbiter is enabled.
PCI Debug Configuration	PCI1_GNT3	Default: PCI operates in normal mode.
PCI Express Configuration	PCI1_GNT4	Default: Interface operates in PCI mode.
Memory Debug	MSRCID0	Default: Debug information from the DDR SDRAM controller is driven on the MSRCID and MDVAL signals.
DDR Debug	MSRCID1	Default: Debug information is not driven on ECC pins. ECC pins function in their normal mode.
SerDes Enable	TSEC4_TXD2	Default: SerDes interface is enabled.
General Purpose POR Configuration	LAD[0:31]	There is no default value for this general purpose POR.

Table 4. User Configuration Options (continued)

Table 5 shows the derivatives of the MPC8548E.

Table 5. MPC8548E Derivatives

Part Number	SVR	DMA_DACK_B[0:1]	Test_Sel
MPC8548E with Security	803_9_00_20	ʻb11	1
MPC8548 without Security	803_1_00_20	'b11	1
MPC8547 (always with Security)	803_9_01_20	'b01	1
MP8545E with Security	803_9_02_20	'b10	1
MPC8545 without Security	803_1_02_20	'b10	1



Part Number	SVR	DMA_DACK_B[0:1]	Test_Sel
MPC8543E with Security	803_A_00_20	'b11	0
MPC8543 without Security	803_2_00_20	'b11	0

Table 5. MPC8548E	Derivatives	(continued)
-------------------	-------------	-------------

3.3 Internal Test Modes

Several pins double as test mode enables. These test modes are for internal use only. If enabled during reset, they may result in the MPC8548E not coming out of reset. Table 6 lists these pins and how they should be addressed during the reset sequence.

Pin Group	Pins	Guideline for Reset
Debug	TRIG_OUT/READY	Since these pins have an internal pull-up enabled only at reset, they may
	MSRCID2	be left floating if unconnected. Otherwise, they may need to be driven high (that is, by a PLD), if the device to which they are connected does
	MSRCID3	not release these pins to high impedance during reset.
	MSRCID4	
Design For Test	LSSD_MODE	These pins must be pulled to OV_{DD} via a 100 $\Omega1~\text{k}\Omega$ resistor.
	L1_TSTCLK	—
	L2_TSTCLK	
	TEST_SEL	These pins must be pulled up or down at time of reset according to Table 5.
eTSEC	TSEC2_TXD5	Since these pins have an internal pull-up enabled only at reset, they may
	TSEC2_TXD6	be left floating if unconnected. Otherwise, they may need to be driven high (that is, by a PLD), if the device to which they are connected does
	TSEC3_TXD3	not release these pins to high impedance during reset.
	TSEC3_TXD7/ TSEC4_TXD3	
Power Management	ASLEEP	
System Control	HRESET_REQ	

Table 6. Internal Test Mode Pins

3.4 Reset Checklist

Table 7 provides a summary MPC8548E POR and reset checklist for the designer.

Table 7. Checklist for POR and Reset Configurations

Item	Description	Completed
1	HRESET is asserted for a minimum of 100 μ s.	
2	DMA_DACK[0:1] are configured to select the appropriate MPC8548E family derivative.	



Item	Description	
3	Configuration pins are either appropriately tied-off with a 4.7-k Ω resistor, or driven by an external device (meeting their required setup and hold times).	
4	PLL configurations are defined and meet the required set-up and hold times.	
5	Internal test mode pins are guaranteed not to be low during reset.	

Table 7. Checklist for POR and Reset Configurations (continued)

4 Device Pins

This section provides the recommended test points and a device pin map.


4.1 Recommended Test Points

For easier debug, it is recommended that the test points on the board include the following pins:

- CLK_OUT (helps verify the CCB clock)
- TRIG_OUT (helps verify the end of the reset sequence)
- ASLEEP (helps verify the end of the reset sequence)
- SENSEVDD (helps verify power plane VDD)
- SENSEVSS (helps verify ground plane VSS)
- HRESET_REQ (helps verify proper boot sequencer functions and reset requests)

4.2 Pin Map

Figure 5 provides a bottom view of the pin map of the device.





5 Clocks

The clock inputs for the MPC8548E are the EC_GTX_CLK125, PCI1_CLK, PCI2_CLK, RTC, SD_REF_CLK, and SYSCLK. The EC_GTX_CLK125 input is used by the eTSEC controller as a reference clock for gigabit Ethernet modes. The PCI1_CLK and PCI2_CLK inputs are PCI clock inputs if the PCI controllers are configured in asynchronous mode. SD_REF_CLK is the reference clock for PCI Express and/or SRIO operating modes. SYSCLK is the primary clock input to the device. Table 8 shows how the clock pins should be connected.

Pin	Pin Used	Pin Not Used
EC_GTX_CLK125	If any of the eTSECs are used in gigabit mode, connect to a 125-MHz clock.	Pull high or low through a 2–10 $k\Omega$ resistor to LV_{DD} or GND, respectively.
PCI1_CLK	If PCI1 is configured for PCI and asychronous mode, connect to a 16–66 MHz clock. If PCI1 is configured for PCI Express and asychronous mode, connect to a 66–133 MHz clock.	Pull high or low through a 2–10 $k\Omega$ resistor to OV_{DD} or GND, respectively.
PCI2_CLK	If PCI2 is configured for asychronous mode, connect to a 16–66 MHz clock.	Pull high or low through a 2–10 $k\Omega$ resistor to OV_{DD} or GND, respectively.
RTC	If used, connect to a clock that runs no greater than 1/4 the platform CCB_clk.	Pull high or low through a 2–10 $k\Omega$ resistor to OV_{DD} or GND, respectively.
SD_REF_CLK / SD_REF_CLK	If the SerDes is enabled at POR, connect to a clock at the frequency specified per the POR I/O Port Selection.	These pins must be connected to GND.
SYSCLK	This must always be connected to an input clock of 16–133 MHz.	

Table 8. Clock Pin Recommendations

6 DDR Interface

This section discusses the termination of DDR pins on the device.

NOTE

Disable the clocks that are not used via the DDRCLKDR register. By default, all clocks are operational, but not all clock signals are used in a given application. Therefore, by disabling the unused clocks, it first lowers the power consumption and then lowers the unused switching activity in the part. DDRCLKDR is not a part of the memory controller register set; it is located in the global utility register section.



Table 9 shows how the DDR pins should be connected.

Pin	Pin Used	Pin Not Used
MA[0:15]	Auto-precharge for DDR signaled on A10 when DDR_SDRAM_CFG[PCHB8] = 0. Auto-precharge for DDR signaled on A8 when DDR_SDRAM_CFG[PCHB8] = 1.	These pins may be left unconnected.
MBA[0:2]	_	
MCAS	_	
MCK/MCK[0:5]	_	
MCKE[0:3]	These pin may not be driven low at assertion of HRESET. See MCP8548ECE DDR 20 for more information.	
MCS[0:3]	_	
MDIC[0:1]	MDIC0 is grounded through an $18.2 \cdot \Omega$ precision through an $18.2 \cdot \Omega$ precision 1% resistor. These p I/Os.	
MDM[0:8]	_	These pins may be left unconnected.
MDQ[0:63]	_	
MDQS[0:8] / MDQS[0:8]	_	
MECC[0:7] —		These pins should be pulled high or low via a 2–10 $k\Omega$ resistor.
MODT[0:3]	—	These pins may be left unconnected.
MRAS	_	
MWE	_	

7 Debug and Test Interface

This section discusses the termination of Debug and Test pins on the device. Table 10 shows how the debug and test pins should be connected.

Table 10. Debug and Test Pin Recommendations

Pin	Pin Used	Pin Not Used
ASLEEP	This pin must NOT be pulled down during power-on reset.	This pin may be left unconnected.
CLK_OUT	Note: This output is actively driven during reset rather than being released to high impedance during reset.	This pin may be left unconnected.
MDVAL	_	This pin must be left unconnected.



DMA Interface

Pin	Pin Used	Pin Not Used	
L1_TSTCLK	These signals must be pulled up via a 100–1000 Ω resistor to OV _{DD} for normal machine operation.		
L2_TSTCLK			
LSSD_MODE			
MSRCID[0:1]	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state.	This pin must be left unconnected.	
MSRCID[2:4]	These pins must NOT be pulled down during power-on reset.	This pin must be left unconnected.	
SD_IMP_CAL_RX	This pin must be pulled down through a 200- Ω resistor.		
SD_IMP_CAL_TX	This pin must be pulled down through a 100- Ω resistor.		
SD_PLL_TPA	Do not connect.		
TEST_SEL	This signal must be pulled up via a 100–1000 Ω resistor to OV _{DD} for normal machine operation.		
THERM[0:1]	_	These pins may be left unconnected.	
TRIG_IN	_	Tie low through a 2–10 k Ω resistor to GND.	
TRIG_OUT / READY	This pin must NOT be pulled down during power-on reset.	This pin must be left unconnected.	

 Table 10. Debug and Test Pin Recommendations (continued)

8 DMA Interface

This section discusses the termination of DMA pins on the device. Table 11 shows how the DMA pins should be connected.

Table 11. DMA Pin Recommendations

Pin	Pin Used	Pin Not Used
DMA_DACK[0:1]	This pin is a reset configuration pin that sets the device derivative. These pins require 4.7-k Ω pull-up or pull-down resistors.	
DMA_DACK2 / LCS6	_	If the Local Bus function of this pin is not used, this output pin may be left floating.
DMA_DACK3 / IRQ10	_	Pull high or low to the inactive state through a 2–10 k Ω resistor to OV _{DD} or GND, respectively.
DMA_DREQ[0:1]	—	Pull high through a 2–10 k Ω resistor to OV_{DD}
DMA_DREQ2 / LCS5	_	If the Local Bus function of this pin is not used, this output pin may be left floating.
DMA_DREQ3 / IRQ9	_	Pull high or low to the inactive state through a $2-10 \text{ k}\Omega$ resistor to OV_{DD} or GND, respectively.
DMA_DDONE[0:1]	_	These output pins may be left floating.



Pin	Pin Used	Pin Not Used
DMA_DDONE2 / LCS7	_	If the Local Bus function of this pin is not used, this output pin may be left floating.
DMA_DDONE3 / IRQ11	_	Pull high or low to the inactive state through a 2–10 k Ω resistor to OV _{DD} or GND, respectively.

Table 11. DMA Pin Recommendations (continued)

9 DUART Interface

This section discusses the termination of DUART pins on the device. Table 12 shows how the DUART pins should be connected.

Table 12.	DUART	Pin	Recommendations
-----------	-------	-----	-----------------

Pin	Pin Used	Pin Not Used
UART_CTS[0:1]	_	Tie high through a 2–10 k Ω resistor to OV_{DD}
UART_RTS[0:1]	_	These output pins may be left floating.
UART_SIN[0:1]	_	Tie low through a 2–10 k Ω resistor to GND.
UART_SOUT[0:1]	_	These output pins may be left floating.

10 Ethernet Management Interface

This section discusses the termination of the Ethernet management pins on the device. Table 13 shows how the Ethernet management pins should be connected.

Table 13. Ethernet Management Pin Recommendations

Pin	Pin Used	Pin Not Used
	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state.	If the POR default is acceptable, this output pin may be left floating.
EC_MDIO	_	Tie high or low through a 2–10 $k\Omega$ resistor to OV_{DD} or GND, respectively.



11 eTSEC Interface

This section discusses the termination of the Ethernet pins on the device. Table 14 shows how the Ethernet pins should be connected.

Pin	Pin Used	Pin Not Used
TSEC1_COL	_	Tie low through a 2–10 k Ω resistor to GND.
TSEC2_COL	_	
TSEC1_CRS	_	
TSEC2_CRS	_	
TSEC1_GTX_CLK	_	These output pins may be left floating.
TSEC2_GTX_CLK	_	
TSEC3_GTX_CLK	_	
TSEC4_GTX_CLK	_	
TSEC1_RX_CLK	_	Tie high or low through a 2–10 k Ω resistor to
TSEC2_RX_CLK	_	LV _{DD} or GND, respectively
TSEC3_RX_CLK	_	Tie high or low through a 2–10 k Ω resistor to
TSEC4_RX_CLK / TSEC3_COL	_	TV _{DD} or GND, respectively.
TSEC1_RX_DV		Tie low through a 2–10 k Ω resistor to GND.
TSEC2_RX_DV		
TSEC3_RX_DV		
TSEC4_RX_DV / TSEC3_CRS	_	
TSEC1_RX_ER	_	
TSEC2_RX_ER	_	
TSEC3_RX_ER	_	
TSEC1_RXD[7:0]	_	Tie high or low through a 2–10 k Ω resistor to
TSEC2_RXD[7:0]	_	LV _{DD} or GND, respectively.
TSEC3_RXD[3:0]	—	Tie high or low through a 2–10 k Ω resistor to
TSEC4_RXD[3:0] / TSEC3_RXD[7:4]	_	TV _{DD} or GND, respectively.
TSEC1_TX_CLK	_	Tie high or low through a 2–10 k Ω resistor to
TSEC2_TX_CLK	_	LV _{DD} or GND, respectively
TSEC3_TX_CLK	_	Tie high or low through a 2–10 k Ω resistor to TV _{DD} or GND, respectively.

Table 14. Ethernet Pin Recommendations



Pin	Pin Used	Pin Not Used
TSEC1_TX_EN		These output pins may be left floating.
TSEC2_TX_EN	resistor to prevent PHY from seeing a valid Transmit Enable before it is actively driven	
TSEC3_TX_EN	(during reset).	
TSEC4_TX_EN / TSEC3_TX_ER		
TSEC2_TX_ER	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state.	If the POR default is acceptable, this output pin may be left floating.
TSEC1_TX_ER	_	This output pin may be left floating.
TSEC1_TXD[7:0]	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state.	These output pins may be left floating.
TSEC2_TXD[7:0]	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. TSEC2_TXD1 must be valid at Power-Up.	These output pins may be left floating (with the exception of TSEC2_TXD1).
TSEC3_TXD[3:0]	This pin is a reset configuration pin. It has a weak	These output pins may be left floating.
TSEC4_TXD[3:0] / TSEC3_TXD[7:4]	internal pull-up P-FET which is enabled only when the processor is in the reset state. The following pins must NOT be pulled down during power-on reset: TSEC3_TXD[3] and TSEC4_TXD3/TSEC3_TXD7.	

12 I²C Interface

This section discusses the termination of I^2C pins on the device. Table 15 shows how the I^2C pins should be connected.

Table 15. I ² C Pin R	ecommendations
----------------------------------	----------------

Pin	Pin Used	Pin Not Used
IIC1_SCL	Tie these open-drain signals high through a $1-k\Omega$	Tie high through a 2–10 k Ω resistor to OV _{DD} .
IIC2_SCL	resistor to OV _{DD} .	
IIC1_SDA		
IIC2_SDA		

13 JTAG Interface

Correct operation of the JTAG interface requires configuration of a group of system control pins as demonstrated in Figure 7. Care must be taken to ensure that these pins are maintained at a valid deasserted state under normal operating conditions as most have asynchronous behavior and spurious assertion may give unpredictable results.



JTAG Interface

Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE Std 1149.1TM specification, but it is provided on all processors built on Power Architecture technology. The device requires TRST to be asserted during power-on reset flow to ensure that the JTAG boundary logic does not interfere with normal chip operation. While the TAP controller can be forced to the reset state using only the TCK and TMS signals, generally systems assert TRST during the power-on reset flow. Simply tying TRST to HRESET is not practical because the JTAG interface is also used for accessing the common on-chip processor (COP), which implements the debug interface to the chip.

The COP function of these processors allow a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 7 allows the COP port to independently assert HRESET or TRST, while ensuring that the target can drive HRESET as well.

The COP interface has a standard header, shown in Figure 6, for connection to the target system, and is based on the 0.025" square-post, 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

The COP header adds many benefits such as breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features. An inexpensive option can be to leave the COP header unpopulated until needed.

There is no standardized way to number the COP header; so emulator vendors have issued many different pin numbering schemes. Some COP headers are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom. Still others number the pins counter-clockwise from pin 1 (as with an IC). Regardless of the numbering scheme, the signal placement recommended in Figure 6 is common to all known emulators.


13.1 Termination of Unused Signals

If the JTAG interface and COP header is not used, Freescale recommends the following connections:

- TRST should be tied to HRESET through a 0-k Ω isolation resistor so that it is asserted when the system reset signal (HRESET) is asserted, ensuring that the JTAG scan chain is initialized during the power-on reset flow. Freescale recommends that the COP header be designed into the system as shown in Figure 7. If this is not possible, the isolation resistor allows future access to TRST in case a JTAG interface may need to be wired onto the system in future debug situations.
- No pull-up/pull-down is required for TDI, TMS, TDO, or TCK.




JTAG Interface







JTAG Interface



Notes:

- 1. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown here.
- 2. Populate this with a $10-\Omega$ resistor for short-circuit/current-limiting protection.
- 3. The KEY location (pin 14) is not physically present on the COP header.
- 4. Although pin 12 is defined as a No-Connect, some debug tools may use pin 12 as an additional GND pin for improved signal integrity.
- This switch is included as a precaution for BSDL testing. The switch should be closed to position A during BSDL testing to avoid accidentally asserting the TRST line. If BSDL testing is not being performed, this switch should be closed to position B.
- 6. Asserting SRESET causes a machine check interrupt to the e500 core.

Figure 7. JTAG Interface Connection





13.2 JTAG Pins

Table 16 shows how the JTAG pins should be connected.

Pin	Pin Used	Pin Not Used
ТСК	Connect to Pin7 of the COP connector	Tie high through a 2–10 k Ω resistor to OV _{DD} .
TDI	This pin has a weak internal pull-up P-FET that are always enabled. Connect to Pin3 of the COP connector	Tie high or low through a 2–10 k Ω resistor to OV _{DD} or GND.
TDO	Connect to Pin1 of the COP connector	This pin may be left unconnected.
TMS	This pin has a weak internal pull-up P-FET that are always enabled. Connect to Pin9 of the COP connector	Tie high or low through a 2–10 k Ω resistor to OV _{DD} or GND.
TRST	This pin has a weak internal pull-up P-FET that are always enabled. Connect to Pin4 of the COP connector and HRESET from the board	TRST should be tied to HRESET through a 0- Ω resistor.

13.3 JTAG Checklist

Table 17 provides a summary MPC8548E POR and reset checklist for the designer.

Table 17. Checklist for JTAG

Item	Description	Completed
1	Connect the JTAG pins to the COP header as shown in Figure 7.	

14 Local Bus Interface

This section discusses the termination of Local Bus pins on the device. Table 18 shows how the Local Bus pins should be connected.

Pin	Pin Used	Pin Not Used
LA27	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state.	If the POR default is acceptable, this output pin may be left floating.
LA[28:31]	This pin is a reset configuration pin that sets the CCB clock to SYSCLK PLL ratio. These pins require 4.7-k Ω pull-up or pull-down resistors.	
LAD[0:31]	Note that the LSB for the address = LAD[24:31]; however, the MSB for the data is on LAD[0:7].	Tie high or low through a 2–10 k Ω resistor to BV _{DD} or GND, respectively, if the general purpose POR configuration is not used.
LALE	This pin is a reset configuration pin that sets the e500 core clock to CCB Clock PLL ratio. These pins require 4.7-k Ω pull-up or pull-down resistors.	
LBCTL		

Table 18. Local Bus Pin Recommendations



Local Bus Interface

Table 18. Local Bus Pir	Recommendations	(continued)
-------------------------	-----------------	-------------

Pin	Pin Used	Pin Not Used
LCLK[0:2]	_	These output pins may be left floating.
LCKE	_	
LCS[0:4]	_	
LCS5 / DMA_DREQ2	_	If the DMA functions of these pins are not used,
LCS6 / DMA_DACK2		these output pins may be left floating.
LCS7 / DMA_DDONE2	_	
LGPL0 / LSDA10	This pin is a reset configuration pin. It has a weak	If the POR defaults are acceptable, these output
LGPL1 / LSDWE	internal pull-up P-FET which is enabled only when the processor is in the reset state.	pins may be left floating.
LGPL2 / LOE / LSDRAS	This pin is a reset configuration pin that sets the e500 core clock to CCB Clock PLL ratio. These pir require 4.7 -k Ω pull-up or pull-down resistors.	
LGPL3 / <u>LSDCAS</u>	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state.	If the POR default is acceptable, this output pin may be left floating.
LGPL4 / <mark>LGTA</mark> / LUPWAIT / LPBSE	_	This pin either needs to be pulled-up via a $2-10 \ k\Omega$ resistor to BV_{DD} or needs to be reconfigured as LPBSE prior to boot-up.
LGPL5	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state.	If the POR default is acceptable, this output pin may be left floating.
LSYNC_IN	LSYNC_IN needs to be connected via a trace to	LSYNC_IN needs to be directly connected to
LSYNC_OUT	LSYNC_OUT of length equal to the longest LCK <i>n</i> signal used.	LSYNC_OUT.
LWE0 / LBS0 / LSDDQM0	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when	If the POR defaults are acceptable, these output pins may be left floating.
LWE1 / LBS1 / LSDDQM1	the processor is in the reset state.	
LWE2/ LBS2 / LSDDQM2		
LWE3 / LBS3 / LSDDQM3		



15 PCI Interface

This section discusses the termination of PCI pins on the device.

15.1 Unrealized RST Pin

The MPC8548E does not implement for the PCI interface a specific RST pin separate from the rest of the device pins. Instead, the PCI $\overline{\text{RST}}$ is realized with the $\overline{\text{HRESET}}$ input.

15.2 PCI Pins

Table 19 shows how the PCI pins should be connected. Unless otherwise noted, unused inputs need be tied to their inactive state through a 2–10 k Ω resistor, and unused I/Os need be tied high or low through a 2–10 k Ω resistor to OV_{DD} and GND, respectively.

Pin	Pin Used	Pin Not Used
PCI1_ACK64 / PCI2_DEVSEL	A weak pull-up resistor (2–10 k Ω) need be placed on this pin to OV _{DD} .	
PCI1_AD[31:0]	_	PCI specifications recommend that a weak
PCI1_AD[63:32] / PCI2_AD[31:0]	_	pull-up resistor $(2-10 \text{ k}\Omega)$ be placed on the higher order pins to OV _{DD} when using 64-bit buffer mode (pins PCI_AD[63:32] and
PCI1_C_BE[3:0]	_	PCI1_C_BE[7:4]).
PCI1_C_ <u>BE</u> [7:4] / PCI2_C_ <u>BE</u> [3:0]	_	
PCI1_CLK	If PCI1 is configured as PCI asynchronous mode, a valid clock must be provided on pin PCI1_CLK, otherwise the processor will not boot up.	Tie high or low through a 2–10 $k\Omega$ resistor to OV_{DD} or GND, respectively,
PCI1_DEVSEL	A weak pull-up resistor (2–10 k Ω) be placed on this pin to OV _{DD} .	
PCI1_FRAME		
PCI1_GNT0	_	Tie high through a 2–10 k Ω resistor to OV_{DD}
PCI1_GNT[4:1]	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. When a PCI block is disabled, either the POR config pin that selects between internal and external arbiter must be pulled down to select external arbiter if there is any other PCI device connected on the PCI bus, or leave the PCIn_AD pins as "No Connect" or terminated through 2–10 k Ω pull-up resistors with the default of internal arbiter if the PCIn_AD pins are not connected to any other PCI device. The PCI block drives the PCIn_AD pins if it is configured to be the PCI arbiter—through POR config pins—irrespective of whether it is disabled via the DEVDISR register or not. It may cause contention if there is any other PCI device connected on the bus.	If the POR defaults are acceptable, these output pins may be left floating.

Table 19. PCI Pin Recommendations



PCI Interface

Table 19. PCI Pin Recommendations (continued)

Pin	Pin Used	Pin Not Used
PCI1_IDSEL	_	Tie low through a 2–10 k Ω resistor to GND.
PCI1_IRDY	A weak pull-up resistor (2–10 k Ω) need be placed on this pin to OV _{DD} .	
PCI1_PAR	—	Tie low through a 2–10 k Ω resistor to GND.
PCI1_PAR64 / PCI2_PAR	_	
PCI1_PERR	A weak pull-up resistor (2–10 k Ω) need	d be placed on this pin to OV _{DD} .
PCI1_REQ0	_	Tie high through a 2–10 $k\Omega$ resistor to OV_{DD}
PCI1_REQ[4:1]	—	
PCI1_REQ64 / PCI2_FRAME	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. A weak pull-up resistor (2–10 k Ω) need be placed on this pin to OV _{DD} . In the event that this POR pin need be pulled low at reset, extra logic needs to be added to do just that, as in normal operation this pin needs to be pulled-up.	
PCI1_SERR	A weak pull-up resistor (2–10 $k\Omega)$ need be placed on this	
PCI1_STOP	pin to OV _{DD} .	
PCI1_TRDY		
PCI2_CLK	If PCI2 is configured as PCI asynchronous mode, a valid clock must be provided on pin PCI2_CLK, otherwise the processor will not boot up.	Tie high or low through a 2–10 k Ω resistor to OV _{DD} or GND, respectively,
PCI2_GNT0	—	Tie high through a 2–10 $k\Omega$ resistor to OV_{DD}
PCI2_GNT[4:1]	This pin is a reset configuration pin. It has a weak internal pull-up P-FET which is enabled only when the processor is in the reset state. When a PCI block is disabled, either the POR config pin that selects between internal and external arbiter must be pulled down to select external arbiter if there is any other PCI device connected on the PCI bus, or leave the PCIn_AD pins as "No Connect" or terminated through 2–10 k Ω pull-up resistors with the default of internal arbiter if the PCIn_AD pins are not connected to any other PCI device. The PCI block drives the PCIn_AD pins if it is configured to be the PCI arbiter—through POR config pins—irrespective of whether it is disabled via the DEVDISR register or not. It may cause contention if there is any other PCI device connected on the bus.	If the POR defaults are acceptable, these output pins may be left floating.
PCI2_IRDY	A weak pull-up resistor (2–10 k Ω) need	d be placed on this pin to OV _{DD} .
PCI2_PERR		



Table 19. PCI Pin	Recommendations	(continued)
-------------------	-----------------	-------------

Pin	Pin Used	Pin Not Used
PCI2_REQ0	_	Tie high through a 2–10 k Ω resistor to OV_{DD}
PCI2_REQ[4:1]	_	
PCI2_SERR	A weak pull-up resistor (2–10 k Ω) need be placed on this	
PCI2_STOP	pin to OV _{DD} .	
PCI2_TRDY		

16 PIC Interface

This section discusses the termination of PIC pins on the device. Table 20 shows how the PIC pins should be connected.

Pin	Pin Used	Pin Not Used
IRQ[0:8]	A weak pull-up or pull-down may be needed to	Tie high or low to the inactive state through a
IRQ9 / DMA_DREQ3	the inactive state.	2–10 k Ω resistor to OV _{DD} or GND, respectively,
IRQ10 / DMA_DACK3		
IRQ11 / DMA_DDONE3		
IRQ_OUT	Pull high through a 2-	10 k Ω resistor to OV _{DD} .
MCP		
UDE		

17 SerDes Interface

This section discusses the termination of SerDes pins on the device. Table 21 shows how the SerDes pins should be connected.

Table 21. SerDes Pin Recommendations

Pin	Pin Used	Pin Not Used
SD_PLL_TPD	Do not connect.	
SD_RX[0:7]	_	These pins must be connected to GND.
SD_RX[0:7]	_	
SD_TX[0:7]	If these pins are used for PCI Express, AC coupling	These pins must be left unconnected.
SD_TX[0:7]	capacitors need to be placed at the outputs.	



18 System Control

This section discusses the termination of System Control pins on the device. Table 22 shows how the System Control pins should be connected.

Pin	Pin Used	Pin Not Used
CKSTP_IN	Pull high through a 2–10 k Ω resistor to OV _{DD} . Connect to Pin7 of the COP connector (refer to Figure 7).	Pull high through a 2–10 k Ω resistor to OV _{DD} .
CKSTP_OUT	Pull this open-drain signal high through a 2–10 k Ω resistor to OV_{DD} . Connect to Pin15 of the COP connector (refer to Figure 7).	This pin may be left unconnected.
HRESET	Pull high through a 2–10 k Ω resistor to OV _{DD} . Connect to Pin13 of the COP connector (refer to Figure 7).	
HRESET_REQ	Pull high through a 2–10 k Ω resistor to OV _{DD} . This pin must NOT be pulled down during power-on reset.	This pin must NOT be pulled down during power-on reset.
SRESET	Pull high through a 2–10 k Ω resistor to OV _{DD} . Connect to Pin11 of the COP connector (refer to Figure 7).	Pull high through a 2–10 k Ω resistor to OV _{DD} .

Table 22. System Control Pin Recommendations

19 Reserved Pins

Several pins on the MPC8548E are marked RESERVED. Table 23 shows how the SerDes pins should be connected.

Pin Number	Comment
AC1	Pull high through a 2–10 k Ω resistor to OV _{DD} .
AC3	
M20	These pins must be left unconnected.
M21	
M25	This pin should be pulled to ground through a 300- Ω (±10%) resistor.
M26	This pin should be connected to XV _{DD} .
T22	These pins must be left unconnected.
T23	
V27	This pin should be pulled to ground through a 300- Ω (±10%) resistor.
V28	This pin should be connected to XV _{DD} .

Table 23. RESERVED Pin Recommendations



20 Power and Ground Signals

The MPC8548E has several power supplies. Table 24 shows how the SerDes pins should be connected.

Table 24. Power and Ground Pin Re	ecommendations
-----------------------------------	----------------

Pin	Comment
AV _{DD} _CORE	Power supply for e500 PLL (1.1 V through a filter).
AV _{DD} _LBIU	Power supply for Local Bus PLL (1.1 V through a filter).
AV _{DD} _PCI1	Power supply for PCI1 PLL (1.1 V through a filter).
AV _{DD} _PCl2	Power supply for PCI2 PLL (1.1 V through a filter).
AV _{DD} PLAT	Power supply for core complex bus PLL. (1.1 V through a filter)
AV _{DD} _SRDS	Power supply for SerDes PLL (1.1 V through a filter).
BV _{DD}	Power supply for the Local Bus I/Os (2.5 V / 3.3 V).
GND	Power supply for the DDR I/Os (1.8 V / 2.5 V).
GV _{DD}	Power supply for the DDR I/Os (1.8 V / 2.5 V).
LV _{DD}	Power supply for the TSEC1 and TSEC2 I/Os (2.5 V / 3.3 V).
MVREF	DDR input reference voltage equal to approximately half of GV _{DD}
OV _{DD}	Power supply for PCI and other standards' I/Os (3.3 V).
SENSEVDD	This pin is connected to the V_{DD} plane internally and may be used by the core power supply to improve tracking and regulation.
SENSEVSS	This pin is connected to the GND plane internally and may be used by the core power supply to improve tracking and regulation.
SV _{DD}	Power supply for the SerDes transceivers (1.1 V).
TV _{DD}	Power supply for the TSEC3 and TSEC4 I/Os (2.5 V / 3.3 V).
xv _{DD}	Power supply for the SerDes I/Os (1.1 V).
V _{DD}	Power supply the core I/Os (1.1 V).

21 Revision History

Table 25 provides a revision history for this application note.

Table 25	Document	Revision	History
----------	----------	----------	---------

Revision	Date	Substantive Change(s)
3	07/2010	 In Section 2.1, "Power Supplies," for the list above the note, changed the second item from "2.5 V for RGMII, RTBI, or FIFO modes of operation" to "2.5 V for GMII, RGMII, RTBI, or FIFO modes of operation." Added note in Section 6, "DDR Interface," to disable unused clocks.
2	07/2009	 Added IO power guideline on Section 2.3, "I/O Power Dissipation." Removed ref to use 0.01uF or 0.1uF in Section 2.6, "Power Supply Decoupling."



Revision History

Revision	Date	Substantive Change(s)
1	10/2008	 Updated Section 4.2, "Pin Map," to change "top view of the pin map" to "bottom view of the pin map." In Section 16, "PIC Interface," changed PCI to PIC in first sentence. Updated part number column in Table 5, "MPC8548E Derivatives."
0	06/2008	Initial release.

Table 25. Document Revision History (continued)



Revision History

THIS PAGE INTENTIONALLY LEFT BLANK

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan @freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org. IEEE 1149.1 is a registered trademark of the Institute of Electrical and Electronics Engineers, Inc. (IEEE). This product is not endorsed or approved by the IEEE.

© 2010 Freescale Semiconductor, Inc

Document Number: AN3640 Rev. 3 08/2010



