System Integration Unit Lite Pin Multiplexing

by: Mark Ruthenbeck
Applications Engineering
Microcontroller Solutions Group

1 Scope
This document explains the pin-multiplexed connections and portions of the programming model for the external pins that are controlled by the System Integration Unit Lite (SIUL).

2 Reference material

This application note refers specifically to the Qorivva MPC5604P device, but it is used only as an example — the information given here applies to the SIUL in all Freescale MPC56xx devices.

3 General
In this document and throughout the reference manual, the terms pins, pads, and ports are used interchangeably.
The external package pins are attached to die pads. These pads are controlled by the Pad Configuration register (PCR).

4 Port control

Each pin is connected to port control logic. The Pad Configuration register controls the output pin multiplexer (output MULTIPLEX), the input and output enables, output configuration, slew rate control, pull up/down, and mode control.

For an output the user needs to select the module output driving the pad output buffer, which then drives the pin. For an input to the user must select the pad input buffer, driving the module input. The multiplexing is always associated to the destination of the signal.

4.1 Pad Configuration register

Each pad is controlled by an associated Pad Configuration register. It configures the characteristics of the pin. Whether its an input, output, pull up or pull down, etc. There are nine characteristics controlled by each register. The figure below is taken from the reference manual.

![Figure 1. Pad Configuration register (PCR)](image)

This document will focus on the PA and IBE/OBE bits.

4.2 PA (Pad Output Assignment) bits

The PA bits select the signal assignment for the pin. Each pin has various possible alternate functions (ALTx). Each ALTx is determined by the PA bits: 00 is for ALT 0, 01 for ALT 1, 10 for ALT 2, and 11 for ALT 3.

4.3 IBE/OBE (Input Buffer Enable/Output Buffer Enable) bits

These bits control whether the signal is passed to the pin as an output or routed back in as an input, or both. In this case, the input can be used to monitor the output, or the input can be used to trigger an interrupt, etc.

4.4 Output

Each and every signal pin is capable of multiple signals. These signals are selected via an output multiplexer that is controlled by the PA bits of the PCR.
4.5 Input

Where the table indicates the signal is an I/O or I, these signals are routed to the functions as inputs. In most cases, when the IBE is set, the signal will be routed to the input of a particular module. However, if the module’s input can be routed from two different pins, then the Pad Selection for Multiplexed Inputs register (PSMI) is used to select the pin routing for this pad.

4.6 Pad Selection for Multiplexed Inputs (PSMI) register

This register selects which pins are routed to specific input functions. Each multiplexed input has four bits in this set of registers. The user must program the bits based on which input will go to the module selected.

5 Real life example

Each pin has the ability to be selected to multiple module signal outputs. Some pins have the inputs routed to multiple module inputs. For instance, Port A[0] has a selection of three distinct input/outputs and one distinct input. Information in Table 1 is adapted from the MPC5604P reference manual.

These ports have been chosen to demonstrate the pin multiplexing, and to show that they share the clock line (SCK) for DSPI2 module. The DSPI clock can be an input or an output depending on whether the DSPI is setup as a master (output) or slave (input).

Since the DSPI clock is an I/O and is available on two separate pins, then the input pin multiplexing needs to be selected.

Table 1. Pin multiplexing

<table>
<thead>
<tr>
<th>Pin port</th>
<th>PCR register</th>
<th>Alternate function</th>
<th>Functions</th>
<th>Peripheral</th>
<th>I/O Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>A[0]</td>
<td>PCR[0]</td>
<td>ALT 0</td>
<td>GPIO[0]</td>
<td>SIU Lite</td>
<td>I/O</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ALT 1</td>
<td>ECT[0]</td>
<td>eTimer</td>
<td>I/O</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ALT 2</td>
<td>SCK</td>
<td>DSPI2</td>
<td>I/O</td>
</tr>
<tr>
<td></td>
<td></td>
<td>ALT 3</td>
<td>F[0]</td>
<td>FCU0</td>
<td>O</td>
</tr>
</tbody>
</table>

Figure 2. Pad Selection for Multiplexed Inputs register (PSMI0_3)

This register selects which pins are routed to specific input functions. Each multiplexed input has four bits in this set of registers. The user must program the bits based on which input will go to the module selected.
5.1 Internal connection

The diagram below is a simplified diagram showing pin port A[0], based on the function chart above.

To select a particular output function to this port/pin, the user would write to the Pad Configuration Register (PCR) and also enable the output using the PCR[OBE] (Pad Configuration Register[Output Bit Enable]). With this combination of data in the PCR, the function is set to this pin and the output is enabled.
For the input selection, there is an equivalent multiplex register, the Pad Selection for Multiplexed Inputs (PSMI). Writing this register configures the multiplexing from the pin to the appropriate functional block. The PCR[IBE] bit (PCR [Input Bit Enable]) must also be written to enable the input.

### 5.1.1 Input enable

In this case, once the input is enabled, the signal is routed to three inputs: EIRQ[0], GPIO, and the ETC[0]. For each of these modules, the signal can be used or ignored, based on the programming of the modules that have this input routed to it. If the input signal is capable of being routed to two pins, then the PADSEL bits in the appropriate PSMI register also need to be programmed. Please note that once the input is enabled, it is enabled for this entire port.

To determine if the PSMI register is required, you must read the pin multiplexing table for identical signal and peripheral names. In this case it is the DSPI2 clock (SCK).

**NOTE**

The PSMI register needs to be programmed only if an input signal can be assigned to multiple pins.

### 5.1.2 Software example

#### 5.1.2.1 Simple GPIO Routing

Assume that the system requires port A[0] to be a simple output. This will require the PCR[PA] value to be programmed to 00, and the OBE to be set to one. So, for this nibble, the value would be 0010b. If the signal is needed to generate an interrupt, then the input would need to be enabled by setting the IBE to one. So now the nibble value will be 0011. At this point the input buffer is enabled and the signal will go to all the modules shown.

#### 5.1.2.2 DSPI2 master mode

If the DSPI module is needed to act as the (clock) master, then the pin multiplexing must be set to ALT2, and the output buffer enabled. The nibble value must be 1010b. If you want to monitor the SCK signal via the GPIO module, then you must also enable the input buffer by setting the IBE to one, changing the nibble to 1011b.

#### 5.1.2.3 DSPI2 slave mode

Now assume that the DSPI is set up in slave mode. This requires the clock to be sourced external to the chip — the pin now becomes an input. Another requirement is to use the Port A[0] as the input pin.

Since the DSPI2 SCK signal can come from two different pins, the PSMI selection is required. This results in a PSMI0_3[PADSEL1] nibble to be set to 0001. This selects the input multiplexing.

The value for PCR[PA] is a don’t care. However, you must set the OBE to 0 and the IBE to 1. Care must be taken to not set the OBE when the signals will be generated from outside the chip, which can result in possible hardware damage.
## Revision history

### Table 2. Changes made April 2012\(^1\)

<table>
<thead>
<tr>
<th>Section</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Front page</td>
<td>Add SafeAssure branding.</td>
</tr>
<tr>
<td>2</td>
<td>Add Qorivva branding.</td>
</tr>
<tr>
<td>Back page</td>
<td>Apply new back page format.</td>
</tr>
</tbody>
</table>

\(^1\) No substantive changes were made to the content of this document; therefore the revision number was not incremented.
Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: http://www.reg.net/v2/webservices/Freescale/Docs/TermsandConditions.htm

Freescale, the Freescale logo, Altivec, C-5, CodeTest, CodeWarrior, ColdFire, C-Ware, Energy Efficient Solutions logo, Kinetis, mobileGT, PowerQUICC, Processor Expert, QorIQ, Qorivva, StarCore, Symphony, and VortiQa are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. Airlast, BeeKit, BeeStack, ColdFire+, CoreNet, Flexis, MagniV, MXC, Platform in a Package, QorIQ Qonverge, QUICC Engine, Ready Play, SafeAssure, SMARTMOS, TurboLink, Vybrid, and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2011 Freescale Semiconductor, Inc.