%PDF-1.4
%
1 0 obj
<<
/PageMode /UseOutlines
/Names 2 0 R
/Outlines 3 0 R
/Metadata 4 0 R
/Pages 5 0 R
/OpenAction [6 0 R /XYZ null null 1]
/Type /Catalog
/PageLabels 7 0 R
>>
endobj
8 0 obj
<<
/CreationDate (D:20020605145706Z)
/Subject <414E343033393A2054686973206170706C69636174696F6E206E6F746520657870616E6473206F6E20746865206465736372697074696F6E206F66207468650D0A646F75626C652064617461207261746520284444523329206D656D6F727920636F6E74726F6C6C65722070726F6772616D6D61626C650D0A72656769737465727320696E2074686520506F776572515549434320616E6420516F7249512070726F636573736F72207265666572656E63650D0A6D616E75616C732E>
/Copyright (2008)
/Author (Freescale Semiconductor, Inc.)
/Creator (FrameMaker 7.2)
/Keywords ("PowerQUICC, QorIQ, DDR3, DDR3L, SDRAM, AN4039, programmable register, memory controller")
/Producer (Acrobat Distiller 8.1.0 \(Windows\))
/ModDate (D:20141111140048-06'00')
/Title (AN4039, PowerQUICC and QorIQ DDR3 SDRAM Controller Register Setting Considerations - Application Note)
>>
endobj
2 0 obj
<<
/Dests 9 0 R
>>
endobj
3 0 obj
<<
/First 10 0 R
/Count 1
/Last 10 0 R
>>
endobj
4 0 obj
<<
/Subtype /XML
/Length 4654
/Type /Metadata
>>
stream
FrameMaker 7.2
2014-11-11T14:00:48-06:00
2002-06-05T14:57:06Z
2014-11-11T14:00:48-06:00
2008
Acrobat Distiller 8.1.0 (Windows)
"PowerQUICC, QorIQ, DDR3, DDR3L, SDRAM, AN4039, programmable register, memory controller"
application/pdf
AN4039, PowerQUICC and QorIQ DDR3 SDRAM Controller Register Setting Considerations - Application Note
Freescale Semiconductor, Inc.
AN4039: This application note expands on the description of the
double data rate (DDR3) memory controller programmable
registers in the PowerQUICC and QorIQ processor reference
manuals.
PowerQUICC, QorIQ, DDR3, DDR3L, SDRAM, AN4039, programmable register, memory controller
2008
uuid:a4d9d670-b1b0-45a4-b957-b3764fafcbd6
uuid:5c8c20dc-709a-4cbf-aad2-8be3198d2e6f
endstream
endobj
5 0 obj
<<
/Count 35
/Type /Pages
/Kids [11 0 R 12 0 R 13 0 R 14 0 R]
>>
endobj
6 0 obj
<<
/CropBox [0 0 612 792]
/Annots [15 0 R 16 0 R 17 0 R]
/Parent 11 0 R
/Contents [18 0 R 19 0 R]
/Rotate 0
/MediaBox [0 0 612 792]
/Resources 20 0 R
/Type /Page
>>
endobj
7 0 obj
<<
/Nums [0 21 0 R]
>>
endobj
9 0 obj
<<
/Kids [22 0 R 23 0 R 24 0 R 25 0 R 26 0 R]
>>
endobj
10 0 obj
<<
/First 27 0 R
/Parent 3 0 R
/Dest (G401338)
/Count -3
/Last 28 0 R
/Title (PowerQUICC and QorIQ DDR3 SDRAM Controller Register Setting Considerations)
>>
endobj
11 0 obj
<<
/Parent 5 0 R
/Count 10
/Type /Pages
/Kids [6 0 R 29 0 R 30 0 R 31 0 R 32 0 R 33 0 R 34 0 R 35 0 R 36 0 R 37 0 R]
>>
endobj
12 0 obj
<<
/Parent 5 0 R
/Count 10
/Type /Pages
/Kids [38 0 R 39 0 R 40 0 R 41 0 R 42 0 R 43 0 R 44 0 R 45 0 R 46 0 R 47 0 R]
>>
endobj
13 0 obj
<<
/Parent 5 0 R
/Count 10
/Type /Pages
/Kids [48 0 R 49 0 R 50 0 R 51 0 R 52 0 R 53 0 R 54 0 R 55 0 R 56 0 R 57 0 R]
>>
endobj
14 0 obj
<<
/Parent 5 0 R
/Count 5
/Type /Pages
/Kids [58 0 R 59 0 R 60 0 R 61 0 R 62 0 R]
>>
endobj
15 0 obj
<<
/Rect [360 449.52 558 458.1]
/Subtype /Link
/Border [0 0 0]
/Dest (G370289)
/Type /Annot
>>
endobj
16 0 obj
<<
/Rect [360 438.54 558 447.12]
/Subtype /Link
/Border [0 0 0]
/Dest (G402749)
/Type /Annot
>>
endobj
17 0 obj
<<
/Rect [360 427.5 558 436.08]
/Subtype /Link
/Border [0 0 0]
/Dest (G386414)
/Type /Annot
>>
endobj
18 0 obj
<<
/Length 1758
/Filter /FlateDecode
>>
stream
hޔWr8}WL0yV*édh
+IُӸP3L*U1D sN7(vZ^]Lzrei*aەHXݮbiߌLm3wЯ