Implementing an IEEE 1588 V2 Node on the ColdFire MCF5441x Using the Freescale MQX IEEE 1588 Communication Library

by: Michal Princ
System Application Engineer
Roznov Czech System Center

1 Introduction

This application note describes implementation of the IEEE® 1588 V2 Precision Time Protocol (PTP) on the ColdFire® MCF5441x processor running the MQX™ Operating System. The solution is targeting the TWR-MCF54418 KIT and Freescale’s ColdFire MCF54418 microprocessor. The demo software runs under the Freescale MQX Real Time Operation System and uses the Freescale MQX IEEE 1588 Communication Library. The library is based on the IEEE 1588 V2 protocol software by IXXAT Automation GmbH.
IEEE 1588 basic overview

This document discusses the following topics:

- IEEE 1588 protocol basics
- IEEE 1588 protocol implementation for ColdFire MCF54418 based on MQX1588 library
- Description of the IEEE 1588 demo application targeting the TWR-MCF54418 KIT

2 IEEE 1588 basic overview

The IEEE 1588 standard is known as Precision Clock Synchronization Protocol for Networked Measurement Control Systems, also known as Precision Time Protocol (PTP). The IEEE 1588 PTP allows clocks distributed across an Ethernet network to be accurately synchronized using a process whereby the distributed nodes exchange timestamped messages.

The technology behind the standard was originally developed by Agilent Technologies® and was used for distributed measuring and control tasks. The challenge is to synchronize networked measuring devices with each other in terms of time, making them able to record measured values and providing them with a precise system timestamp. Based on this timestamp, the measured values can then be correlated with each other.

Typical applications of the IEEE 1588 time synchronization include:

- Time-sensitive telecommunication services that require precise time synchronization between communicating nodes
- Industrial network switches that synchronize sensors and actuators over a single wire distributed control network to control an automated assembly process
- Powerline networks that synchronize across large-scale distributed power grid switches to enable smooth transfer of power
- Test/measurement devices that must maintain accurate time synchronization with the device under test in many different operating environments
- Printing machines, cooperative robotic systems, and residential Ethernet

These applications require precise clock synchronization between devices with accuracy in the sub-microsecond range. It is a remarkable feature of the IEEE 1588 that this synchronization precision is achieved through regular Ethernet connectivity with standard Ethernet frames.

This solution allows nearly any device of any performance to participate in high-precision synchronized networks that are simple to operate and configure.

Other key benefits of the IEEE 1588 protocol include:

- Convergence times of less than a minute for sub-microsecond synchronization between heterogeneous distributed devices with different clocks, resolution, and stability.
- Automatic configuration and segmentation. Each node uses the best master clock algorithm (BMC) to determine the best clock in the segment. Every PTP node stores its features within a specified dataset. These features are transmitted to other nodes within its sync telegrams. Based on this, other nodes are able to synchronize their data sets with the features of the actual master and can adjust their clocks. The cyclic running of the BMC also allows hot swapping; that is, nodes can be connected or removed during propagation time.
IEEE 1588 basic overview

• Simple configuration and operation with low compute resource and network bandwidth consumption

2.1 Synchronization principle

Network clocks are organized in a master-slave hierarchy. IEEE 1588 identifies the master clock and then establishes two-way timing exchange by which the master sends messages to its slaves to initiate synchronization. Each slave then responds to synchronize itself to its master. This sequence is repeated throughout the specified network to achieve and maintain clock synchronization.

The process starts with one node (master clock) transmitting a sync telegram that contains the estimated transmission time. The exact transmission time of the sync telegram is captured by a clock and transmitted in a second follow-up message. By comparing the timestamp information contained within the first and second telegrams against its own clock, the receiver can calculate the time difference between its own clock and the master clock (see Figure 1). Sync and follow-up messages are sent as multicast. Some IEEE 1588 systems enable hardware timestamping and the insertion of actual timestamps into the sync message. In this case, follow up messages are not needed (so called one-step mode of operation).

![Figure 1. Offset and delay measurement—sync message, follow-up message](image)

The telegram propagation time is determined cyclically in a second transmission process between the slave and the master (delay telegrams). The slave can then correct its clock and adapt it to the current bus propagation time (see Figure 2). Delay_req and delay_resp messages are point-to-point but sent with a multicast address for simplicity.
IEEE 1588 basic overview

**Figure 2. offset and delay measurement—delay messages**

Figure 3 serves as an example of the IEEE 1588 synchronization sequence (one cycle) and calculation of the actual offset and the actual delay between master and slave node.

**Figure 3. IEEE 1588 synchronization message sequence**

For more information about the IEEE 1588 standard, visit the web page for the National Institute of Standards and Technology.
2.2 Timestamping

The PTP protocol can be implemented completely in software using a standard Ethernet module. However, because the timestamp information is applied at the application level, the delay fluctuation introduced by the software stack running on both master and slave devices mean that only a limited precision can be achieved (see Figure 4).

Figure 4. Software timestamp implementation

Figure 5. Hardware timestamp implementation
IEEE 1588 implementation for ColdFire MCF54418 based on MQX1588 library

It is possible to minimize the impact of the protocol stack delay by taking timestamps closer to the physical interface, that is, at the MAC or PHY layers (see Figure 5). Dedicated hardware with timestamping capabilities, such as MAC-NET peripheral module of the Freescale ColdFire MCF5441x, allows synchronization with significantly improved accuracy.

3 IEEE 1588 implementation for ColdFire MCF54418 based on MQX1588 library

Freescale Semiconductor’s ColdFire TWR-MCF54418 KIT serves as a hardware platform for hardware timestamping-based IEEE 1588 solutions. When combined with the Freescale MQX1588 library, which uses the MQX TCP/IP stack, and the IEEE 1588 V2 protocol software by IXXAT Automation GmbH, customers can develop highly accurate IEEE 1588 systems. Figure 6 illustrates the hardware and software components of this solution.

3.1 Hardware components

3.1.1 MCF5441X tower module kit

The MCF5441x tower module kit (TWR-MCF5441X-KIT) is part of the Freescale Tower System, a modular development platform that enables rapid prototyping and tool re-use through the implementation of reconfigurable hardware. The TWR-MCF5441X-KIT includes:

- TWR-MCF5441X MPU module
IEEE 1588 implementation for ColdFire MCF54418 based on MQX1588 library

- TWR-SER2 serial module
- TWR-ELEV elevator cards

The TWR-MCF5441x MPU module features include:
- MCF54418 v4 Coldfire processor with MMU and EMAC
- Dual Ethernet with integrated L2 switch and high precision hardware time stamping (IEEE1588)
- Hi-Speed Dual Role USB
- Access to DDR2, NAND, serial memories
- Extensive I/Os available up to:
  - 2 × SPIs
  - 2 × I2Cs
  - 1 × SSI
  - 6 × PWMs
  - 5 × UARTs
  - 1 × eSDHC
  - 1 × CAN

For more information about the TWR-MCF5441X-KIT, refer to the MCF5441X Tower Module User Manual, TWRMCF5441XUM, or visit www.freescale.com/tower.

3.1.2 ColdFire MCF5441x 32-bit microprocessor

The MCF5441x devices are a family of highly-integrated 32-bit microprocessors based on the Version 4m ColdFire microarchitecture, comprising the V4 integer core, memory management unit (MMU) and enhanced multiply-accumulate unit (EMAC). This product line is well-suited for processing data from and moving data between a variety of common serial interfaces (CAN, I2C, SSI, SPI, UART, and USB) and Ethernet networks, especially for factory automation, process control, and motor control applications. Support for low-cost memory and connectivity options also make this family ideal for a range of consumer digital lifestyle products.

All MCF5441x devices operate at up to 250 MHz and include 64 Kbytes of single-cycle SRAM, memory controllers for DDR2 SDRAM and NAND flash, the highly configurable FlexBus for interfacing components like NOR flash, SRAM, and programmable logic devices (FPGAs and CPLDs), a 64-channel DMA controller, and serial memory boot and configuration support.

Communications peripheral interfaces include: USB host and On-the-Go controllers with integrated full-speed/low-speed transceivers and a switchable port for an external ULPI high-speed PHY, dual smart card ports, an enhanced controller for MMC, MMCplus, SD, and SDHC memory cards, dual CAN modules, a pair of synchronous serial interfaces, a 1-wire interface for low speed communication to devices (thermostats, batteries, and so on) and a maximum of ten UARTs, six I2C controllers, and four DMA serial peripheral interfaces.

Unique to the MCF5441x family is a flexible 10/100 Mbps Ethernet subsystem configurable as a single media access controller (MAC) with a media independent interface (MII) or reduced MII (RMII), a pair of MACs with dual RMIIs, or, on specific devices, as a 3-port switch with two external ports and the third
port internally connected to the processor. The Ethernet MACs incorporate hardware CRC checking/generation and Magic Packet power management. The entire Ethernet subsystem supports the IEEE 1588-2002 standard. Certain MCF5441x family members also include the cryptographic acceleration unit (CAU), a CPU coprocessor for the DES, 3DES, AES, MD5, SHA-1, and SHA-256 algorithms implemented in network security protocols like SSL and IPsec.

Additional features include four 32-bit timers that can optionally be linked to the Ethernet subsystem's IEEE 1588 timestamp logic for network-triggered event recognition and generation, a flexible multi-channel pulse width modulation timer suitable for motor control which can also be linked to the IEEE 1588 timestamp logic for synchronizing motors through Ethernet, a fast, 12-bit analog-to-digital converter (ADC) with 8-shared input channels capable of simultaneous parallel conversions, and two 12-bit digital-to-analog converters (DACs). Figure 7 is a block diagram for the MCF5441x family of microprocessors. For more information, refer to the MCF5441x Reference Manual, MCF54418RM.

![Figure 7. MCF5441x block diagram](image)

3.2 Software components

3.2.1 Freescale MQX real time operation system

The MQX is a real-time operating system (RTOS) from MQX Embedded™ and ARC International®. It has been designed for uniprocessor, multiprocessor, and distributed-processor embedded real-time systems.

To leverage the success of the MQX RTOS, Freescale Semiconductor adopted this software platform for its ColdFire and Power Architecture™ families of microprocessors. Compared to the original MQX distributions, the Freescale MQX distribution is simpler to configure and use. One single release now
contains the MQX operating system plus all the other software components supported for a given microprocessor part (TCP/IP Stack, USB Host and Device Stack, Filesystem, and more).

The MQX RTOS is a runtime library of functions that programs use to become real-time multitasking applications. The main features are its scalable size, component-oriented architecture, and ease of use. It supports multiprocessor applications and can be used with flexible embedded I/O products for networking, data communications, and file management.

The Freescale MQX RTOS offers leading-edge software technology for embedded designs based on Freescale microprocessors and microcontroller. The Freescale MQX RTOS offers a straightforward application programming interface (API) with a modular, component-based architecture that makes it simple to fine-tune custom applications. It also allows developers to add web servers, e-mail, network management, security, and routing to their designs. Components are linked in only if needed, preventing unused functions from bloating the memory footprint. By leveraging Freescale’s strong network of partners, Freescale MQX software solutions easily scale across third-party software and tools such as security, industrial protocols, and graphical plug-ins.


3.2.2 Freescale MQX1588 library

The Freescale MQX1588 library was created to support IEEE1588 V2 standard in the MQX RTOS and to provide users with an easy way to develop IEEE1588 applications in MQX-based systems. The MQX1588 library is based on the IEEE 1588 V2 protocol software by IXXAT Automation GmbH, adapted for usage in the MQX environment.

The IXXAT IEEE 1588 V2 stack is a full implementation of the IEEE 1588-2008 standard with the following features:

- Ordinary/boundary clock
- Transparent clock
- Unicast messaging
- Best master algorithm
- One step/two step support
- Peer-to-peer and end-to-end delay mechanism
- Management protocol/interface
- Simple API for interfacing the application
- Runs with and without OS
- Easily adaptable to target hardware, UDP/IP stack and OS
- Optimized filter algorithms for the usage in standard Ethernet networks with high bus loads

For more information, refer to Freescale MQX IEEE1588 Communication Library User’s Guide, MQX1588UG.
3.2.3 MQX RTCS full-featured TCP/IP stack

Freescale MQX Real-Time TCP/IP Communication Suite (RTCS) is a fast and low-footprint embedded internet stack that supports a rich set of standard protocols that span from data link to application layer such as FTP, Telnet, DHCP, DNS servers and clients, and SNMP clients. It provides great flexibility ranging from simple application such as Ethernet-serial to complex gateway systems. It also allows developers to add Web servers, e-mail, network management, security, and routing to their designs.

For more information, refer to Freescale MQX RTCS User’s Guide, MQXRTCSUG.

4 Detailed description of the IEEE1588 demo software

A demonstration application has been created to show the functionality and usage of the MQX1588 library. This demo application provides an example of how to:

- Set up all parts of the application including the RTCS
- Use the MQX1588 library
- Implement user-overridable MQX1588API functions
- Realize nonvolatile storage using the standard MQX NAND Flash driver
- Implement the user interface for the application (Shell, Telnet, and HTTP Web Server)

The demo software goes with the installation of the MQX1588 library and can be found in the demo folder of the mqx1588lib software package. The application projects can be found in the following subdirectories:

- cwcf72: dedicated for CodeWarrior Development Studio for ColdFire Architectures Version 7.2.x projects
- cw10: dedicated for CodeWarrior Development Studio for Microcontrollers Version 10.0 projects

Start by opening the cwcf72\demo1588_two_step_twrmcf54418.mcp project file in CW for CF 7.2 or the cw10\demo1588_two_step_twrmcf54418\project file in the CodeWarrior 10.0. Both CodeWarrior project contains basic three build targets:

- PEBDM Ext Flash Release / OSBDM Ext Flash Release—these targets allow one to build applications suitable for booting the system up from external NAND flash memory. After the reset the initialization code of the application loaded from NAND flash memory to SRAM. The initialization code copies the rest of the application to the SDRAM memory and continues execution there. Release targets are suitable for final application deployment.
- PEBDM Ext Flash Debug / OSBDM Ext Flash Debug—same as above, only the Debug-compiled libraries are used. This target is suitable for debugging before deployment. On boards without external memory, this is the only target suitable for debugging larger applications.
- PEBDM Ext Ram Debug / OSBDM Ext Ram Debug—solely for debugging purposes with code located in external RAM memory (available as SDRAM). Both code and variables are located in this external memory. Application executable is loaded to RAM automatically by the debugger.

The application requires Freescale MQX 3.6.2 (or later) and TWR-MCF54418 Patch for Freescale MQX™ RTOS 3.6.2 to be installed and rebuilt with compile-time configuration options as stated in Chapter 3 of the Freescale MQX IEEE1588 Communication Library User’s Guide.
4.1 MQX1588 library usage

The following binary libraries from the MQX1588 library are used in the demo software. Debug versions of binary images are used in Debug targets (Ext RAM, Ext flash) and release version of binary images are used in the external flash memory release targets.

Table 1. List of binary libraries used from the MQX1588 library suite

<table>
<thead>
<tr>
<th>Library Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>mqx1588_common_two_step_regabi_d.a</td>
<td>Debug version of the MQX1588_common library for two-step mode implementations</td>
</tr>
<tr>
<td>mqx1588_common_two_step_regabi.a</td>
<td>Release version of the MQX1588_common library for two-step mode implementations</td>
</tr>
<tr>
<td>mqx1588_macnet_regabi_d.a</td>
<td>Debug version of the MQX1588_macnet library</td>
</tr>
<tr>
<td>mqx1588_macnet_regabi.a</td>
<td>Release version of the MQX1588_macnet library</td>
</tr>
</tbody>
</table>

The user-overridable API functions for the MQX1588 library are implemented in the MQX1588user.c file. This file implements two functions for reading and writing the MQX1588 configuration data to/from the nonvolatile storage (external NAND flash memory) and one error callback function.

4.2 MQX tasks list

This section describes all application tasks created with the help of the MQX RTOS. See Figure 8 for the overview of application tasks and assigned priorities (the higher number, the lower the task priority).

Figure 8. Overview of all tasks
Detailed description of the IEEE1588 demo software

- **Shell task**—the only task with assigned autostart attribute; that is, it is started when MQX starts. This task runs the serial port shell and starts another application tasks, as shown in Figure 8.
- **RTCS task**—started by the Shell task and runs the TCP/IP stack.
- **Telnet Server task**—once enabled (see Section 4.5.2, “Telnet console”), this task listens on a stream socket. Any time a client initiates a connection, the server creates a new Telnet Shell task and redirects the new task’s I/O to the connected socket. Command processing is done by the specified shell.
- **HTTP Server task**—once enabled (see Section 4.5.2, “Telnet console”), this task handles, evaluates, and responds to HTTP requests.
- **PTPMain task**—created by the Shell task and runs the PTP engine. As the evaluation version of the IXXAT IEEE 1588 stack is provided, the PTP engine is automatically stopped 4 hours after the MQX start time.
- **Telnet Shell task**—created by the Telnet Server task and runs the Telnet shell, similar to the shell on the serial port.
- **Shell Log task**—created either by the Shell task when the serial line shell command “show on” is applied, or by the Telnet Server task when the Telnet shell command “show on” is applied. The Shell Log task prints log data (actual IEEE1588 time, offset to master, master-to-slave delay, slave-to-master delay, one-way delay, drift) once per second, to either the serial console or the Telnet console.

4.3 Nonvolatile storage

With the exception of the MQX1588 configuration data, which relates to the MQX1588 library, the user can specify other application data to be stored in the external NAND flash memory. The following application-specific structure is defined in the MQX1588DEMO.h file:

```c
typedef struct
{
    MQX1588_CONFIG lib1588_cfg;
    boolean        autorun;
    uint_32        checksum;
} MQX1588DEMO_CONFIG, _PTR_ MQX1588DEMO_CONFIG_PTR;
```

**lib1588_cfg**

This is the configuration structure of the MQX1588 library and its content is vital for proper IEEE 1588 stack functionality. It includes the PTP low-level library-specific parameters, network configuration parameters, and MQX1588 library-specific parameters. See the MQX1588 library documentation for more details about this structure. The MQX1588_ReadConfig() and MQX1588_WriteConfig() user-overridable functions are dedicated for reading out and writing into this structure.

**autorun**

This enables the automatic resumption of the PTPMain task after its creation and thus starts the clock synchronization process after the board reset without any user intervention.
checksum

This 32-bit checksum field is required to maintain and verify MQX1588DEMO_CONFIG structure integrity in the flash memory.

The default_MQX1588DEMOCfg structure of the MQX1588DEMO_CONFIG type is defined in the ptp_cfg.h file. This structure is saved in the external NAND flash memory once the application is started for the first time or once the checksum of the configuration structure saved in the NAND Flash memory is invalid. The user can modify this default configuration structure before project compilation.

Application-specific functions MQX1588DEMO_ReadConfig() and MQX1588DEMO_WriteConfig() that access the MQX1588DEMO_CONFIG structure saved in the NAND flash memory are implemented in the MQX1588DEMO.c file. These functions are used by the MQX1588 library API functions MQX1588_ReadConfig() and MQX1588_WriteConfig() each time the MQX1588 configuration data reading or writing is requested.

4.4 Timestamping

The timestamping capability of the MCF5441x 10/100Mbps Ethernet MAC-NET module allows the precise timestamping of incoming and outgoing frames. This module incorporates an adjustable timer module which implements a free running 32-bit counter. Through dedicated correction logic, the timer can be adjusted to allow synchronization to a remote master and provide a synchronized timing reference for the local system. The timer can be configured to cause an interrupt after a fixed time period to allow the synchronization of software timers or to perform other synchronized system functions.

When a PTP frame is received, the MAC latches the value of the timer when the frame’s Start Frame Delimiter (SFD) field is detected and provides the captured timestamp on the Rx buffer descriptor. This is done for all received frames.

When transmitting, the client driver (MAC-NET driver) should detect 1588 event frames and indicate in the Tx buffer descriptor that the frame has to be timestamped. Afterwards, the MAC module records the timestamp for the frame in the dedicated register and generates an interrupt to indicate that the new Tx timestamp is available.

Detailed description of the timestamping capabilities of the MAC-NET peripheral module can be found in the MCF5441x Reference Manual, MCF54418RM.

4.5 User interface

The Freescale MQX1588 library-based IEEE 1588 demo application for ColdFire MCF5441x can be interfaced by:

- Serial line console
- Telnet console
- HTTP web server
- IXXAT PTPManager

The following compile-time configuration options must be set in the MQX1588DEMO.h in order to enable the Telnet server and HTTP web server in the application.

Implementing an IEEE 1588 V2 Node on the MCF5441X, Rev. 0


<table>
<thead>
<tr>
<th>Option</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>MQX1588DEMOCFG_ENABLE_WEBSERVER</td>
<td>1</td>
</tr>
<tr>
<td>MQX1588DEMOCFG_ENABLE_TELNET_SERVER</td>
<td>1</td>
</tr>
</tbody>
</table>

### 4.5.1 Serial line console

The MQX shell library is a part of MQX and allows you to execute commands on the target system either through the serial line or the Telnet client. In addition to the standard shell utilities, the user can add other commands to the shell. These can be useful for setting up application parameters, monitoring and control of the PTP engine. The list of embedded shell commands defined for the IEEE1588 demo application is summarized in Table 3.

#### Table 3. Embedded shell commands overview

<table>
<thead>
<tr>
<th>Command</th>
<th>Functionality</th>
</tr>
</thead>
<tbody>
<tr>
<td>exit</td>
<td>Usage — exit. Exits the shell.</td>
</tr>
<tr>
<td>ptp</td>
<td>Usage — ptp [on</td>
</tr>
</tbody>
</table>
| ptpdisplay  | Usage — ptpdisplay <option> <on|off> Selects what IEEE1588 specific runtime data will be printed out when show command executed. Options:  
  - offs – actual offset to master (unfiltered/filtered)  
  - mtsd – actual master-to-slave delay (unfiltered/filtered)  
  - stmd – actual slave-to-master delay (unfiltered/filtered)  
  - owd – actual one-way delay (unfiltered/filtered)  
  - meanDrft – actual drift [psec/sec] between Slave and Master  
  - gmstraddr – actual grand master address  
  - mstraddr – actual master address |
To set up the serial line shell, which serves as a default user interface, connect your PC and the UART socket of the TWR-SER2 serial board with the RS232 cable. The following parameters of the serial port must be set in order to establish the connection:

- Baud rate: 115200
- Data bits: 8
- Parity: none
- Stop bit: 1
- Flow control: none

The Shell task is started automatically after the reset. Figure 9 shows the welcome message of the shell and the command prompt that displays after reset.

<table>
<thead>
<tr>
<th>Command</th>
<th>Functionality</th>
</tr>
</thead>
</table>
| **cfgparam** | Usage — cfgparam [option] <value> Enables to change PTP engine configuration parameters and network configuration parameters. Changed values are saved in the nonvolatile storage and applies after the reset. Options:  
  - clkClass – clock class of local clock  
  - scldVar – log2 of scaled variance of local clock  
  - prio1 – clock priority 1 of local clock  
  - prio2 – clock priority 2 of local clock  
  - domNmb – domain number attribute of local clock  
  - slaveOnly – 0 = slave only, 1 = slave or master  
  - drqIntv – log2 of delay request interval  
  - AnncIntv – log2 of announce interval  
  - anncRcptTmo – announce receipt timeout  
  - syncIntv – log2 of sync interval  
  - pdelReqIntv – log2 of pdelay request interval  
  - ip_addrX – IP address of the interface X  
  - ip_netmaskX – IP netmask of the interface X  
  - ip_gatewayX – IP gateway of the interface X  
  - mac_addrX – MAC address of the interface X  
  - autorun – on/off  |
| **netstat** | Usage — netstat  
Displays the TCP/IP statistics. |
| **show** | Usage — show <on>  
Displays actual IEEE1588 time and other IEEE1588 specific runtime data as selected by the ptpdisplay shell command. Options:  
  - on – starts regular display of current time & actual offset (once per second)  
  - off – stops regular display of current time & actual offset  |
| **help** | Usage — help [command]  
  - <command> = command to get help on  |
4.5.2 Telnet console

The MQX1588DEMOCFG_ENABLE_TELNET_SERVER compile-time configuration options must be set in the MQX1588DEMO.h in order to enable the Telnet server in the application (see Table 2).

While using the Telnet console, the embedded command shell is accessible after the communication with the TWR-MCF54418-KIT is established. This is done by entering the command open <defined IP address> into the user preferred Telnet Client. A set of Telnet shell commands is the same as for the serial line shell, see Table 3.

4.5.3 HTTP web server

The Hypertext Transfer Protocol (HTTP) server is one of the MQX RTCS components. It is comprised of a simple web server that handles, evaluates, and responds to HTTP requests and can be used as a GUI for the IEE1588 demo application. Once enabled by the compile time configuration option (see Table 2), it allows the implementation of a web server with support for dynamically generated web pages. Common Gateway Interface (CGI) callback functions are registered with the HTTP server by the application. These
functions are called back from the HTTP server when the client requests that the assigned CGI file be retrieved (for example http://169.254.3.3/data1588.cgi).

The content of all application web pages is stored in the flash memory and can be accessible from any web browser by applying the target Ethernet port IP address. The default IP addresses of the board are 169.254.3.3 for port0 and 169.254.3.4 for port1.

After navigating to the device IP address, the browser window displays a web server welcome page with a user menu on the left side. You can click on the IEEE1588 Data menu item to see the course of the actual clock offset, as in Figure 11. The following selected PTP stack variables are displayed on this page:

- Actual time (s)
- Actual offset (ns)
- One-way delay (ns)
- Master-to-slave delay (ns)
- Slave-to-master delay (ns)
- GrandMaster address
- Master address

This page also allows the start or stop of the PTP engine by clicking on the respective button.

**NOTE**

The pages contain binary ActiveX graph component to visualize time differences. You may need to add the device IP address to your list of trusted sites to enable automatic installation of this component.
Another important menu item is the Settings attribute, which has several submenus:

- **1588 Stack Settings**—enables a change of the configuration of the 1588 protocol software specific data (see Figure 12). The data can be changed during runtime and is stored in the nonvolatile memory to be restored after device reset.

- **Network Settings**—enables a change of the basic network parameters, such as the MAC address, IP address, Gateway, and Netmask (see Figure 13). These parameters are saved in the nonvolatile memory and applied after the device reset.
Implementing an IEEE 1588 V2 Node on the MCF5441X, Rev. 0

Figure 12. “1588 Stack Settings” page of the demo application
Detailed description of the IEEE1588 demo software

Figure 13. “Network Settings” page of the demo application

4.5.4 IXXAT PTPManager

Another possibility for accessing the running 1588 demo application and monitoring the 1588 communication between each node in the network is the IXXAT PTPManager. It allows you to monitor all 1588 nodes within the network and to use the PTP management messages to get/set different 1588node parameters. This way, the offset between the master node and the slave node can be captured and displayed graphically. This PC application can be downloaded from the IXXAT webpages.
5 IEEE1588 demo

This section describes how to build an IEEE1588 demo using the TWR-MCF54418-KIT and the demo software of the MQX1588 library.

5.1 Hardware setup and jumper settings

The following parts of the TWR-MCF54418-KIT must be used and connected each other to build a correct hardware setup (see Figure 15).

- TWR-MCF54418 Rev. D processor board
- TWR-SER2 Rev. C serial board
- TWR-ELEV primary and secondary—four-story elevator boards
As described in TWR-MCF54418 Patch for Freescale MQX RTOS 3.6.2 Release Notes, Chapter 6, the following jumper settings have to be checked to ensure correct functionality of the demo:

**Table 4. TWR-MCF54418 Rev. D board jumper settings**

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>J2 on position 1-2</td>
<td>Input Clock Selection&lt;br&gt;1-2 external clock (RMII reference clock from TWR-SER2 board)&lt;br&gt;2-3 onboard 25MHz clock</td>
</tr>
<tr>
<td>J8 on position 1-2</td>
<td>TCK/PSTCLK Routing:&lt;br&gt;1-2 PSCCLK routed to pin 24 of BDM header J11&lt;br&gt;2-3 PSTCLK routed to pin 6 of BDM header J11</td>
</tr>
<tr>
<td>J6 on position 1-2</td>
<td>To enable PE micro debugger</td>
</tr>
<tr>
<td>J5 on position 3-4</td>
<td>Boot Mode Selection&lt;br&gt;1-2 &amp; 3-4 Internal RCON&lt;br&gt;3-4 External RCON&lt;br&gt;No Jumper Serial Boot</td>
</tr>
<tr>
<td>J4 no jumper</td>
<td>8 Ohm speaker connector</td>
</tr>
<tr>
<td>J10 no jumper</td>
<td>IRQ active at high level</td>
</tr>
<tr>
<td>J12 no jumper</td>
<td>MCU Reset In</td>
</tr>
<tr>
<td>SW4</td>
<td>Both off</td>
</tr>
<tr>
<td>SW1</td>
<td>1-on, 2-off, 3-on, 4-off, 5-off, 6-on, 7-on, 8-on (booting from NAND)</td>
</tr>
</tbody>
</table>
## Table 5. TWR-SER2 Rev. C board jumper settings

| J1 on position 2-3 | RS232/485 RX Select (UART1)  
1-2 RS485 Mode (connects RX to RO)  
2-3 RS232 Mode (connects RX to R1OUT) |
|-------------------|-----------------------------------------------------------------------------------|
| J2 on position 2-3| RS232/485 TX Select (UART1)  
1-2 RS485 Mode (connects TX to DI)  
2-3 RS232 Mode (connects TX to T1IN) |
| J4 no jumper      | Can Isolation  
1-2 Connects CAN+S to S  
3-4 Connects CAN_TX to TXD  
5-6 Connects CAN_RX to RXD |
| J7 on positions 1-2, 3-4 | JS16 RS232 Isolation (UART0)  
1-2 Connects RX to S08JS16 RXD  
3-4 Connects TX to S08JS16 TXD |
| J8 no jumper      | Power Down Port B  
1-2 Disables Ethernet PHY B |
| J9 no jumper      | Power Down Port A  
1-2 Disables Ethernet PHY A |
| J11 no jumper     | RS485 Config (UART1)  
1-2 Loopback Mode (connects RE to DE)  
3-4 Loopback Mode (connects TX0_P to RX0_P)  
5-6 Loopback Mode (connects TX0_N to RX0_N)  
7-8 NC  
9-10 5V Supply to DB9 |
| J13 on position 1-2 | RS232/485 Disable (UART 1)  
1-2 Disables RS485  
2-3 Disables RS232 |
| J16 no jumper     | VBUS OC Isolation  
1-2 Connects USB VBUS OC to Elevator |
| J19 no jumper     | UART2 Connector |
| J20 no jumper     | UART3 Connector |
| J21 no jumper     | VBUS EN Isolation  
1-2 Connects USB VBUS EN to Elevator |
| J22 no jumper     | RS232 (UART2) Isolation  
1-2 Connects TX to T1IN  
3-4 Connects RX to R1OUT  
5-6 Connects RTS to T2IN  
7-8 Connect CTS to R2OUT |
| J23 no jumper     | RS232 (UART3) Isolation  
1-2 Connects TX to T1IN  
3-4 Connects RX to R1OUT  
5-6 Connects RTS to T2IN  
7-8 Connect CTS to R2OUT |
| J24 no jumper     | USB Device Mode  
1-2 Device Mode (capable of powering Tower System) |

SW1 1-on, 2-on (MII MODE pull-up, RXDV) 3,4,5,6,7,8 off  
SW2 1-on, 3-on (MII MODE pull-up, 50MHz) 2,4,5,6,7,8 off
The demo can be configured in a back-to-back (point-to-point) configuration where two boards are connected directly using the crossover Ethernet cable. It deals with a simple type of connection often used for evaluating the system accuracy and the overall performance. The back-to-back configuration using two TWR-MCF54418-KITs is illustrated in Figure 16. The application can be interfaced by the serial console or by the Telnet console or by the web browser or by the IXXAT PTPManager. The user can also monitor the 1588 communication using any network protocol analyzer (WireShark).

Figure 17 shows another demo concept which consists of two or more TWR-MCF54418-KITs. This way Boundary Clock functionality can be demonstrated. The slave node can be interfaced by the serial console or by the Telnet console or by the Internet Explorer web browser or by the IXXAT PTPManager. When an Ethernet switch is inserted between nodes the user can also monitor the 1588 communication between these 1588 nodes using any network protocol analyzer (WireShark).

The hardware setting in Figure 17 also allows demonstrating the Boundary Clock functionality, however the MQX1588library has to be rebuilt with this option/configuration switched on first. Note that this can be done after obtaining the full licensed version from IXXAT.

Another Freescale evaluation boards with the IEEE1588 support can be involved in the demo to enlarge the IEEE1588 network. The following ColdFire and PowerQUICC boards can be incorporated:

- ColdFire M5234BCC
- ColdFire M52259EVB
- PowerQUICC MPC8360MDS
- PowerQUICC MPC8313E-RDB
- i.MX28 Evaluation Kit

Visit www.freescale.com for updated information about Freescale platforms with the IEEE1588 support.
Implementing an IEEE 1588 V2 Node on the MCF5441X, Rev. 0

Figure 16. Back-to-back configuration of the demo

Figure 17. Demo extended to include multiple IEEE1588 nodes
5.2 Measuring the Clock Synchronicity

To measure the synchronicity of the clocks, the MCF54418 provides an option for generating a pulse-per-second (PPS) signal. This signal is generated directly from the 1588 timer and is routed to the GPIO PD0 pin (signal name T1IN/PWM_EXTA1/T1OUT/SDHC_DAT1/GPIOD0/RGPIO). This GPIO pin is routed to the J8-34 (J8-33) pin on the primary TWR-ELEV board of the tower system.

To measure and compare PPS signals from different boards, attach the oscilloscope probe to the J8-34 (J8-33) pin of the primary TWR-ELEV board. Figure 19 illustrates clock synchronicity measurement using the oscilloscope.

To measure the clock synchronization accuracy, a test was performed between two TWR-MCF54418-KITs connected back-to-back. Table 6 summarizes the configuration of the IXXAT 1588 V2 stack used for testing:

<table>
<thead>
<tr>
<th>1588 configuration</th>
<th>Assigned value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock basic type</td>
<td>Boundary Clock</td>
</tr>
<tr>
<td>Delay request mechanism</td>
<td>End-to-End</td>
</tr>
<tr>
<td>One-step mode</td>
<td>False</td>
</tr>
<tr>
<td>Announce message interval</td>
<td>2 seconds</td>
</tr>
<tr>
<td>Sync message interval</td>
<td>0.25 seconds</td>
</tr>
<tr>
<td>Delay request interval</td>
<td>0.25 seconds</td>
</tr>
<tr>
<td>Used filter</td>
<td>Minimum filter</td>
</tr>
<tr>
<td>Filter window length</td>
<td>6</td>
</tr>
<tr>
<td>Measurement period</td>
<td>0.5 hours</td>
</tr>
</tbody>
</table>

The results of the clock synchronization accuracy test are provided below, see Table 7.

<table>
<thead>
<tr>
<th>Clock Synchronization accuracy test results</th>
</tr>
</thead>
<tbody>
<tr>
<td>Average clock offset</td>
</tr>
<tr>
<td>Standard deviation</td>
</tr>
<tr>
<td>Peak-to-peak range</td>
</tr>
</tbody>
</table>
Implementing an IEEE 1588 V2 Node on the MCF5441X, Rev. 0

Freescale Semiconductor

IEEE1588 demo

Figure 18. Oscilloscope screen shot—measuring the clock synchronicity (PPS)

Figure 19. Oscilloscope screen shot—detail of the PPS signal edges
6 Conclusion

This application note describes an IEEE 1588 Precision Time Protocol demo application that targets the MCF5441x ColdFire processor and the TWR-MCF54418-KIT. The application software runs under the Freescale MQX RTOS and uses the MQX RTCS TCP/IP stack and the Freescale MQX1588 Library for quick IEEE1588 application development. This solution can be easily ported to other processors from the ColdFire family with the MQX and RTCS support.

The demo system can be targeted to applications that require precise clock synchronization between devices with accuracy in the sub-microsecond range. Typical applications include industrial network switches, time-sensitive telecommunication services, powerline networks, and test/measurement devices.

For more information and updates go to www.freescale.com.
implementing an IEEE 1588 V2 node on the mCF5441X, Rev. 0

freescale semiconductor
Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org © Freescale Semiconductor, Inc. 2011. All rights reserved.