Using the CAU and mmCAU in ColdFire, ColdFire+ and Kinetis

by: Paolo Alcantara
RTAC Americas
Mexico

1 Introduction

This document describes how to use the CAU and mmCAU present in the ColdFire, ColdFire+, and Kinetis MCU and MPUs.

The following document is a guide on how to use the crypto algorithms and hashing function as the lowest blocks of a communication security application like: the SSL, SSH, IPsec, and so on.

1.1 Audience description

This document is intended to be used by all software development engineers, test engineers, and anyone else who wants to integrate the CAU and mmCAU software library on an application focused on communication security to increase performance, or reduce memory footprint.

Contents

1 Introduction .............................................................. 1
1.1 Audience description ............................................. 1
2 Overview of the Crypto and Hashing Application ........ 2
2.1 ColdFire+ considerations ....................................... 2
2.2 Microcontroller and microprocessor units with CAU and mmCAU ......................................................... 2
2.3 Details about the Crypto algorithms ....................... 3
2.4 Details about the hashing functions ....................... 3
2.5 Padding explanation .............................................. 3
2.6 Hashing output considerations ............................... 4
3 Conclusion .............................................................. 4
3.1 Problem reporting instructions .............................. 4
3.2 Considerations and references ............................. 4

© 2011 Freescale Semiconductor, Inc.
2 Overview of the Crypto and Hashing Application

The following application uses all the functions included in the CAU and mmCAU software library. For more details about the functions, consult the Crypto Acceleration Software Library V1.0 User Guide document. The example software includes examples for the following targets and compilers:

- MCF51JF + CW10.1 (ColdFire+) using TWR-MCF51JF board
- MCF5441x + CW10.1 (ColdFire) using TWR-MCF5441x board
- K60 + CW10.1 (Kinetis) using TWR-K60 board
- K60 + IAR 6.20 (Kinetis) using TWR-K60 board

The example software is the same showing how endianess are handled internally by the CAU and mmCAU software libraries. Both libraries share the same C-language header file.

2.1 ColdFire+ considerations

The new ColdFire+ family is enabled by a 90 nm thin film storage (TFS) flash process technology with Flexmemory that contains the cryptographic acceleration unit (CAU) version 2 that adds support to SHA256 hashing function.

2.2 Microcontroller and microprocessor units with CAU and mmCAU

- The CAU is only present in ColdFire and ColdFire+ devices.
- The mmCAU is only present in Kinetis devices (ARM Cortex-M4).

The following table shows which MCUs and MPUs contain a cryptographic acceleration unit. The CAU and the mmCAU main difference is that the CAU is accessible through CPU registers and the mmCAU is accessible as an external peripheral to a CPU connected to the processor private peripheral bus (PPB). Then, during the rest of the document, CAU refers to CAU and mmCAU unless explicitly noted.

<table>
<thead>
<tr>
<th>Table 1. CAU availability</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
</tr>
<tr>
<td>ColdFire+</td>
</tr>
<tr>
<td>MCF51JF</td>
</tr>
<tr>
<td>MCF51JU</td>
</tr>
<tr>
<td>MCF51QM</td>
</tr>
<tr>
<td>MCF51QF</td>
</tr>
<tr>
<td>ColdFire</td>
</tr>
<tr>
<td>MCF51JM</td>
</tr>
<tr>
<td>MCF5223x</td>
</tr>
<tr>
<td>MCF5225x</td>
</tr>
<tr>
<td>MCF5301x</td>
</tr>
<tr>
<td>MCF5441x</td>
</tr>
</tbody>
</table>

*Table continues on the next page...*
Table 1. CAU availability (continued)

<table>
<thead>
<tr>
<th></th>
<th>CAU v1</th>
<th>CAU v2</th>
</tr>
</thead>
<tbody>
<tr>
<td>MCF5445x</td>
<td>x</td>
<td>—</td>
</tr>
<tr>
<td>Kinetis</td>
<td>—</td>
<td>x</td>
</tr>
<tr>
<td>K50</td>
<td>—</td>
<td>x</td>
</tr>
<tr>
<td>K60</td>
<td>—</td>
<td>x</td>
</tr>
</tbody>
</table>

NOTE
Go to www.freescale.com to check for CAU and mmCAU coprocessor availability per package.

2.3 Details about the Crypto algorithms

The following crypto algorithms are used in the example software:
- AES128
- AES192
- AES256
- DES
- 3DES

All the crypto algorithms are executed in Cipher-block chaining (CBC) block cipher mode to increase block encryption and decryption security. For more details about CBC, go to the application note titled *Using the Cryptographic Service Engine (CSE)* (document AN4234) in the section called “Cipher Modes Overview”.

The key handling, encryption and decryption basic functions are executed by the CAU software library.

Encryption and decryption are symmetric-key operations, this means the operation of encrypting and decrypting a message results in the original message, if using the same key. This symmetric feature is used to test functionality.

2.4 Details about the hashing functions

The following hashing functions are used:
- MD5
- SHA1
- SHA256

The examples show how to use the padding requirement for hashing. Encryption padding refers to extending the payload to a size that fits the encryption cipher block size. For MD5, SHA1, and SHA256, the cipher block size is fixed to 64 bytes (512 bits).

2.5 Padding explanation

The following steps describe how padding is added to a message:

1. Message is extended so that its length is 448 modulo 512. This operation is always performed even if the message is already 448 modulo 512. The extension is added to the end of the message by adding one bit set (0b1) and the rest as zeros (0b0)
2. The length of the original message is appended as 64-bit data. Endianess must be considered when adding the length message. MD5 uses little endian and SHA1 and SHA256 use big endian.
After all these steps, the message will be in multiples of 512 bits or 64 bytes.

### 2.6 Hashing output considerations

MD5 output is represented in little endian representation as stated in standard RFC1321. Then the output is represented as a pointer to a character (8-bit) for little endian architectures, like Kinetis devices.

SHA1 and SHA256 output is represented in big endian representation as stated in the standard FIPS 180-2. Then the output is represented as a pointer to an integer (32-bit) for a little endian architecture, like Kinetis devices.

**NOTE**

Only ColdFire devices with CAU v2 are able to handle SHA256 in hardware. Refer to table 1 for details.

### 3 Conclusion

This document described how to use the CAU software library, using the crypto algorithms and hashing functions present in the hardware. By using the CAU software library, the performance of crypto algorithms AES, DES, 3DES, and hashing functions MD5, SHA1, and SHA256 is increased rather than using only a software implementation.

#### 3.1 Problem reporting instructions

Issues and suggestions about this document and drivers must be provided through the support web page at www.freescale.com/support.

#### 3.2 Considerations and references

Find the newest software updates and information about this document on the Freescale Semiconductor home page: www.freescale.com

- Details about the CAU and mmCAU software library can be found in the document *Crypto Acceleration Software Library V1.0 User Guide*
- For details about CBC go to the application note titled *Using the Cryptographic Service Engine (CSE)* (document AN4234) in the section titled “Cipher Modes Overview”.
- AN4307SW includes all the tests mentioned in this document.
Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals”, must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2011 Freescale Semiconductor, Inc.