

Freescale Semiconductor Application Note

Document Number: AN4326 Rev. 0, 07/2011

Verification of the IEEE 1588 Interface

by Freescale Semiconductor, Inc. Austin, TX

This application note describes a procedure that is intended to allow users to validate the implementation of 1588-specific hardware in their system. Suitable as either a hardware unit test or as a diagnostic tool, this procedure provides verification of the 1588-specific hardware in a simple system environment.

This document applies to the following chips:

- MPC8306
- MPC8308
- MPC8309
- MPC8377E
- MPC8378E
- MPC8379E
- MPC8535E
- MPC8536E
- MPC8572E
- QorIQ family of chips

Contents

1.	IEEE 1588 overview	2
2.	Freescale support of IEEE 1588	2
3.	Routing IEEE 1588 signals to a connector	2
4.	Required hardware setup for verification	3
5.	Required software setup for verification	4
6.	Results of test verification	4
7.	Software source code listing	7
8.	Revision history 1	3



© 2011 Freescale Semiconductor, Inc. All rights reserved.



IEEE 1588 overview

1 IEEE 1588 overview

IEEE 1588 is the standard for a precision clock synchronization protocol used for networked measurement and control systems.

The standard defines a Precision Time Protocol (PTP) designed to synchronize real-time clocks in a distributed system. PTP is intended for local area networks using multicast communications, including Ethernet. With easy configuration and fast convergence between components, PTP has the targeted accuracy of microseconds (software implementation) and sub-microseconds (hardware implementation).

As an extension, Freescale defines a hardware interface, designed to synchronize external events in a distributed system, based on the IEEE 1588 precision clock.

2 Freescale support of IEEE 1588

Most of the newer chips in the QorIQ and PowerQUICC families provide, when Ethernet is supported, IEEE 1588 hardware assist.

The hardware assist means the time-stamping is done automatically by hardware, either as soon as the incoming IEEE 1588 packets reach hardware, or just before the outgoing IEEE 1588 packets leave hardware. This improves the accuracy and reduces software complexity.

To accurately interact with external events, most Freescale products that support IEEE 1588 also provide an IEEE 1588 interface.

An IEEE 1588 interface is usually comprised of the following pins:

- 1588_CLK_IN
- 1588_CLK_OUT
- 1588_TRIG_IN1
- 1588_TRIG_IN2
- 1588_ALARM_OUT1
- 1588_ALARM_OUT2
- 1588_PULSE_OUT1
- 1588_PULSE_OUT2

NOTE

Some products may have only a subset of the pins.

3 Routing IEEE 1588 signals to a connector

Because the IEEE 1588 interface is designed to interact with the external world, the interface is usually not terminated on the board but routed to a connector on the board. As a result, these signals can be connected to any external signals when needed.

The following figure shows how each IEEE 1588 signal is routed to a connector.






Figure 1. IEEE 1588 interface connector

NOTE

Often this interface must be validated before full system implementation is available or fully defined.

4 Required hardware setup for verification

To simplify the procedure involved in verifying the interface, the 1588-specific hardware signals are configured such that output signals are driven in a defined, programmed manner, based on the input signals. The test is implemented by running the supplied code then applying the proper signals to the three input pins and measuring the signals at the five output pins.

The verification may be simplified by using the outputs of 1588_PULSE_OUT1 and 1588_PULSE_OUT2 to drive 1588_TRIG_IN1 and 1588_TRIG_IN2. In this case, only one input and three outputs need to be measured.

The following figure illustrates the hardware setup required to verify the IEEE 1588 interface.

NOTE

The example input clock frequency is 66.66 MHz. The expected results are 33.33 MHz, 66.66 Hz, and 133.33 Hz.




Figure 2. Hardware setup to verify the IEEE 1588 interface



The signals verified, frequencies used, and relationships between the inputs and outputs are used, as an example, to validate all the 1588-specific signals in a typical use case. With minor changes, and while the input/output signal frequencies that are provided and measured are within product specifications, the supplied code can support fewer signals at different frequencies and input/output relationships, as required by the specific design.

5 Required software setup for verification

According to the hardware setup, software must configure the 1588 module as follows:

- 1. Select the external clock as the clock source.
- 2. Select bypass mode.
- 3. Establish the proper divider factor (divided by 2) for the clock output.
- 4. Set the counting-down counter (1000000) and enable PULSE_OUT1.
- 5. Set the counting-down counter (500000) and enable PULSE_OUT2.
- 6. Enable the 1588 module.
- 7. Start an endless loop, which initiates the following actions:
 - Monitor and detect triggers on TRIG_IN1.
 - Calculate the period (average time between triggers) for TRIG_IN1.
 - Start an alarm on ALARM_OUT1 using the period of TRIG_IN1.
 - Monitor the alarm on ALARM_OUT1 and start a new alarm if it expires.
 - Monitor and detect triggers on TRIG_IN2.
 - Calculate the period (average time between triggers) for TRIG_IN2.
 - Start an alarm on ALARM_OUT2 using the period of TRIG_IN2.
 - Monitor the alarm on ALARM_OUT2 and start a new alarm if it expires.

6 Results of test verification

The following figures illustrate the test results for the TSEC_1588_CLK_IN and TSEC_1588_CLK_OUT pins, the TSEC_1588_ALARM_OUT1 pin, and the TSEC_1588_ALARM_OUT2 pin.





Figure 3 provides an illustration of the test result for the TSEC_1588_CLK_IN and TSEC_1588_CLK_OUT pins.

NOTE

The top waveform is the 66.66 MHz input to TSEC_1588_CLK_IN; the bottom waveform is the 33.33 MHz output from TSEC_1588_CLK_OUT.




Figure 3. Test result for input and output clocks



Results of test verification

Figure 4 provides an illustration of the test result for the TSEC_1588_ALARM_OUT1 pin (waveform measured at the TSEC_1588_ALARM_OUT1 pin).

NOTE

The 66.66 Hz pulse output is from 1588_ALARM_OUT1, which was captured on the scope using infinite trigger.




Figure 4. Test result for TSEC_1588_ALARM_OUT1





Figure 5 provides an illustration of the test result for the TSEC_1588_ALARM_OUT2 pin (waveform measured at the TSEC_1588_ALARM_OUT2 pin).

NOTE

The 133.33 Hz pulse output is from 1588_ALARM_OUT2, which was captured on the scope using infinite trigger.




Figure 5. Test result for TSEC_1588_ALARM_OUT2

7 Software source code listing

The following is the source code listing. Although prepared for P1023RDB, this code also works with other Freescale products and boards with minor changes.

Software source code listing

a) TSEC_1588_CLK_OUT should be TSEC_1588_CLK_IN/2 (33.33MHz)

- b) TSEC_1588_ALARM_OUT1 should be TSEC_1588_CLK_IN/1000000 (66.66Hz pulses)
- c) TSEC_1588_ALARM_OUT2 should be TSEC_1588_CLK_IN/500000 (133.33Hz pulses)

4. If the measured outputs are as expected, then the test passed

5. This program will loop for ever

#define	BASE1588	0xFF7FE000
#define	UINT32	unsigned int
#define	UINT64	unsigned long long int
#define	TMR_CTRL	*((UINT32 *)(BASE1588 + 0x80))
#define	TMR_TEVENT	*((UINT32 *)(BASE1588 + 0x84))
#define	TMR_TEMASK	*((UINT32 *)(BASE1588 + 0x88))
#define	TMR_CNT_H	*((UINT32 *)(BASE1588 + 0x98))
#define	TMR_CNT_L	*((UINT32 *)(BASE1588 + 0x9C))
#define	TMR_ADD	*((UINT32 *)(BASE1588 + 0xA0))
#define	TMR_ACC	*((UINT32 *)(BASE1588 + 0xA4))
#define	TMR_PRSC	*((UINT32 *)(BASE1588 + 0xA8))
#define	TMROFF_H	*((UINT32 *)(BASE1588 + 0xB0))
#define	TMROFF_L	*((UINT32 *)(BASE1588 + 0xB4))
#define	TMR_ALARM1_H	*((UINT32 *)(BASE1588 + 0xB8))
#define	TMR_ALARM1_L	*((UINT32 *)(BASE1588 + 0xBC))
#define	TMR_ALARM2_H	*((UINT32 *)(BASE1588 + 0xC0))
#define	TMR_ALARM2_L	*((UINT32 *)(BASE1588 + 0xC4))
#define	TMR_FIPER1	*((UINT32 *)(BASE1588 + 0xD0))
#define	TMR_FIPER2	*((UINT32 *)(BASE1588 + 0xD4))
#define	TMR_ETTS1_H	*((UINT32 *)(BASE1588 + 0xE0))
#define	TMR_ETTS1_L	*((UINT32 *)(BASE1588 + 0xE4))
#define	TMR_ETTS2_H	*((UINT32 *)(BASE1588 + 0xE8))
#define	TMR_ETTS2_L	*((UINT32 *)(BASE1588 + 0xEC))

int main()

{

UINT32 reg_tmp, reg_tmp_h;



```
UINT32trigger1_started = 0;
UINT64 trigger1_prev_time;
UINT64 trigger1_next_time;
UINT64 trigger1_period;
UINT32trigger2_started = 0;
UINT64 trigger2_prev_time;
UINT64 trigger2_next_time;
UINT64 trigger2_period;
UINT32trigger2_started = 0;
UINT64 trigger2_prev_time;
UINT64 trigger2_next_time;
UINT64 trigger2_period;
UINT32trigger1_output = 0;
UINT64 trigger1_alarm;
UINT32trigger2_output = 0;
UINT64 trigger2_alarm;
TMR\_CTRL = 0x00010008;
                                                  //external and bypass
TMROFF_L = 1;
                                                  //just ticks
TMROFF_H = 0;
TMR\_CNT\_L = 0;
TMR\_CNT\_H = 0;
                                                  //start with 0 tick
TMR_PRSC = 2i
                                                  //divide by 2
TMR_FIPER1 = 1000000;
                                                  //lxHz
TMR_FIPER2 = 500000;
                                                  //2xHz
TMR_TEVENT = 0xFFFFFFF;
                                                  //clear events
TMR\_CTRL = 0x0001000C;
                                                  //enable
while(1)
{
     //trigger1
    if(trigger1_started)
     {
              reg_tmp = TMR_TEVENT & 0x01000000;//trigger1 event
              if(reg_tmp)
```

```
Software source code listing
```

```
{
                  TMR_TEVENT = 0x01000000;//clear the event
                  reg_tmp = TMR_ETTS1_H;
                  trigger1_next_time = (UINT64)reg_tmp;
                  trigger1_next_time = trigger1_next_time << 32;</pre>
                  reg_tmp = TMR_ETTS1_L;
                  trigger1_next_time = trigger1_next_time + (UINT64)reg_tmp;
                  trigger1_period = trigger1_next_time - trigger1_prev_time;
                  trigger1_prev_time = trigger1_next_time;
         }
}
else
{
         reg_tmp = TMR_TEVENT & 0x01000000;//trigger1 event
         if(reg_tmp)
         {
                  TMR_TEVENT = 0x01000000;//clear the event
                  reg_tmp = TMR_ETTS1_H;
                  trigger1_prev_time = (UINT64)reg_tmp;
                  trigger1_prev_time = trigger1_prev_time << 32;</pre>
                  reg_tmp = TMR_ETTS1_L;
                  trigger1_prev_time = trigger1_prev_time + (UINT64)reg_tmp;
                  trigger1_period = 0x4FFFFFFFFFFFFFF;
                  trigger1_started = 1;//new trigger
         }
}
//output1
if(trigger1_output)
{
         reg_tmp = TMR_TEVENT & 0x00010000;//output1 event
         if(reg_tmp)
         {
                  TMR_TEVENT = 0x00010000;//clear the event
                  trigger1_output = 0;//output done
```



```
}
}
else
{
         if(trigger1_started && (trigger1_period != 0x4FFFFFFFFFFFFFFF))
         {
             reg_tmp = TMR_CNT_L;
                  reg_tmp_h = TMR_CNT_H;
                  trigger1_next_time = (UINT64)reg_tmp_h;
                  trigger1_next_time = trigger1_next_time << 32;</pre>
                  trigger1_next_time = trigger1_next_time + (UINT64)reg_tmp;
                  trigger1_alarm = trigger1_next_time + trigger1_period;
                  reg_tmp = (UINT32)trigger1_alarm;
                  TMR_ALARM1_L = req_tmp;
                  reg_tmp = (UINT32)(trigger1_alarm >> 32);
                  TMR_ALARM1_H = reg_tmp;
                  trigger1_output = 1;//turn on output
         }
}
//trigger2
if(trigger2_started)
{
         reg_tmp = TMR_TEVENT & 0x02000000;//trigger2 event
         if(reg_tmp)
                  TMR\_TEVENT = 0x02000000; //clear the event
                  reg_tmp = TMR_ETTS2_H;
                  trigger2_next_time = (UINT64)reg_tmp;
                  trigger2_next_time = trigger2_next_time << 32;</pre>
                  reg_tmp = TMR_ETTS2_L;
                  trigger2_next_time = trigger2_next_time + (UINT64)reg_tmp;
                  trigger2_period = trigger2_next_time - trigger2_prev_time;
                  trigger2_prev_time = trigger2_next_time;
         }
}
```

```
Software source code listing
```

```
else
{
         req_tmp = TMR_TEVENT & 0x02000000;//trigger2 event
         if(reg_tmp)
         {
                  TMR_TEVENT = 0x02000000;//clear the event
                  reg_tmp = TMR_ETTS2_H;
                  trigger2_prev_time = (UINT64)reg_tmp;
                  trigger2_prev_time = trigger2_prev_time << 32;</pre>
                  reg_tmp = TMR_ETTS2_L;
                  trigger2_prev_time = trigger2_prev_time + (UINT64)reg_tmp;
                  trigger2_period = 0x4FFFFFFFFFFFFFF;
                  trigger2_started = 1;//new trigger
         }
}
//output2
if(trigger2_output)
{
         reg_tmp = TMR_TEVENT & 0x00020000;//output2 event
         if(reg_tmp)
         {
                  TMR_TEVENT = 0x00020000;//clear the event
                  trigger2_output = 0;//output done
         }
}
else
{
         if(trigger2_started && (trigger2_period != 0x4FFFFFFFFFFFFFFF))
         {
                  reg_tmp = TMR_CNT_L;
                  reg_tmp_h = TMR_CNT_H;
                  trigger2_next_time = (UINT64)reg_tmp_h;
                  trigger2_next_time = trigger2_next_time << 32;</pre>
                  trigger2_next_time = trigger2_next_time + (UINT64)reg_tmp;
```

Revision history

```
trigger2_alarm = trigger2_next_time + trigger2_period;
reg_tmp = (UINT32)trigger2_alarm;
TMR_ALARM2_L = reg_tmp;
reg_tmp = (UINT32)(trigger2_alarm >> 32);
TMR_ALARM2_H = reg_tmp;
trigger2_output = 1;//turn on output
}
}
```

8 Revision history

The following table provides a revision history for this application note.

Table 1. Document revision history

Rev. number	Date	Substantive change(s)
0	07/2011	Initial public release

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, QorlQ and PowerQUICC are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. QorlQ Qonverge, and QUICC Engine are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2011 Freescale Semiconductor, Inc.

Document Number: AN4326 Rev. 0 07/2011



