Configuring the K70 LCDC Using the TWR-LCD-RGB

by: Augusto Panecatl
Automotive and Industrial Solutions Group

1 Introduction
This application note explains how to configure the K70 Liquid Crystal Display Controller Module (LCDC) and interface it with a graphical display, TWR-LCD-RGB. It also discusses the implementation of an eGUI-enabled code example as well as a PEG+ “hello world” example using IAR Embedded Workbench.

2 LCD generalities

2.1 LCD basics
Liquid crystal displays (LCD) are electronic devices composed of an array of pixels which can be either color or monochrome units. Every element in the array is created with a special material allowing them to change the characteristics of the light that passes through them. These devices are not able to emit light and that is why another element called backlight is usually shipped with the panel in order to create a fully functional display device.

Resolution
For this application note, the term resolution is used as the number of pixels contained in the LCD array. It has two dimensions: horizontal and vertical. Even though almost any size and resolution LCD array is available, the user must be aware of some standard resolutions in the market. Some of the most common video resolution standards are shown in the following table.

### Table 1. Common video resolutions

<table>
<thead>
<tr>
<th>Video format</th>
<th>Description</th>
<th>Width</th>
<th>Height</th>
<th>Aspect ratio</th>
</tr>
</thead>
<tbody>
<tr>
<td>CGA</td>
<td>Color graphics adapter</td>
<td>320</td>
<td>200</td>
<td>8:5</td>
</tr>
<tr>
<td>QVGA</td>
<td>Quarter VGA</td>
<td>320</td>
<td>240</td>
<td>4:3</td>
</tr>
<tr>
<td>VGA</td>
<td>Video Graphics Array</td>
<td>64</td>
<td>480</td>
<td>4:3</td>
</tr>
<tr>
<td>NTSC</td>
<td>National Television System Committee</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PAL</td>
<td>Phase Alternating Line [TV]</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>WVGA</td>
<td>Wide VGA</td>
<td>800</td>
<td>480</td>
<td>4:3</td>
</tr>
<tr>
<td>SVGA</td>
<td>Super VGA</td>
<td>800</td>
<td>600</td>
<td>4:3</td>
</tr>
<tr>
<td>WSVGA</td>
<td>Wide Super VGA</td>
<td>1024</td>
<td>600</td>
<td>4:3</td>
</tr>
<tr>
<td>XGA</td>
<td>Extended Graphics Array</td>
<td>1024</td>
<td>768</td>
<td>4:3</td>
</tr>
</tbody>
</table>

All the resolutions mentioned in Table 1 show a landscape orientation, which means there are more pixels in the horizontal axis than in the vertical axis. However, there are also portrait LCD panels in the market with the same standard resolution although the horizontal and vertical sizes are inverted. If this is the case, a portrait LCD must have more vertical pixels than horizontal pixels.

![Figure 1. Portrait orientation](image)
It is very important to select the orientation of an LCD, because not only electronic, but the optical features are also optimized for applications using the native orientation of the panel. Besides the optical characteristics, Dumb displays also include an embedded LCD controller, which will draw the pixels from left to right and also from top to bottom. In cases when the user wants to show images or video using a non-native orientation, the display content needs to be processed to create a buffer where the image is rewritten with the purpose to fit the orientation the LCD controller expects the pixel information to be in. This process is called rotation and even when the K70 includes hardware to perform this operation; it is recommended to select an LCD panel which works most of the time in its native orientation to avoid extra image processing.
Figure 1, Figure 2, Figure 3, and Figure 4 show both portrait and landscape LCD panels in a non-native orientation. It is important to mention that rotation can be 90°, 180° or 270°.

**NOTE**
While choosing any one of these orientations, every frame needs to be rotated before sending it to the display.

**Size**

The LCD size is usually described in inches, and it stands for the length between upper left corner and the bottom right corner. The size directly impacts the pixel width, so, it may be easy to assume that out of VGA (640 x 480) and QVGA (320 x 240), the VGA panel will be bigger in size since VGA has four times more pixels than QVGA. But, this is not true; due to technological advancements, both size and resolution can be chosen. The size of the display is as hard to determine as resolution. Big screens will consume more energy and might also impact size and weight of the final product; on the other hand, high resolutions in small LCD screens might complicate the visibility to the final user. Sometimes, it is really hard to imagine how well the LCD will fit on an application based only on the information given in the datasheet. So, it is recommended to physically observe the LCD display in any other reference design or demo before taking the final decision.

**Color spaces**

A color space is a scheme to represent colors. There are two main color spaces, RGB and YUV. The K70 supports the following RGB color spaces:

- 4bpp (mapped to RGB666)
- 8bpp (RGB666)
- 12bpp (RGB444)
- 16bpp (RGB565)
- 18bpp (RGB666)
- 24bpp (RGB888)

### 2.2 LCD types

- **Synchronous panel (Dumb display)**: Dumb display or synchronous displays require the controller unit to send data continually. The refresh is performed by sending the data continuously. Normally, Dumb displays are less expensive than Smart displays, this being one of the reasons synchronous panels are more commonly used in a final product.

- **Asynchronous panel (Smart displays)**: The advantage of Smart displays is that the controller needs to send only display data when the data has changed. The images can be sent at any time and the screen refresh is handled by the Smart LCD display controller.
Both these types of displays are provided in monochrome and color schemes.

3 Kinetis LCD controller

3.1 LCD interfaces

The K70 LCD controller can handle the two different types of LCD devices:

- Passive or Dumb TFT
  - Monochrome
  - Color
- Active TFT
  - Monochrome
  - Color

For these cases, the K70 provides 29-line interface which is described in the following table:

<table>
<thead>
<tr>
<th>Signal</th>
<th>Description</th>
<th>I/O</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD [23:0]</td>
<td>Line data. LCDC data bus</td>
<td>O</td>
<td>Graphical interface data bus; all graphical data is sent through these lines</td>
</tr>
<tr>
<td>FLM/VSYNC</td>
<td>Passive matrix: First line marker</td>
<td>O</td>
<td>Vertical Synchronization signal also known as FPFRAME, FLM, SPS or TV. When active, it indicates to the LCD that current frame has ended, the LCD display must restart the line index to 0 to draw the next valid data in the first line of the panel.</td>
</tr>
<tr>
<td></td>
<td>Active matrix: Vertical sync pulse. Indicates start of next frame.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LP/HSYNC</td>
<td>Passive matrix: Line pulse</td>
<td>O</td>
<td>Horizontal Synchronization signal also known as FPLINE or LP indicates to the LCD that a line has ended and the following valid pixels will be displayed in the next line.</td>
</tr>
<tr>
<td></td>
<td>Active matrix: Horizontal Sync pulse. Indicates start of next line.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LSCLK</td>
<td>Shift Clock. Clock for latching data into the display driver's internal shift register.</td>
<td>O</td>
<td>Latches data into the panel on its negative edge (when positive polarity is selected). In active mode, LSCLK runs continuously.</td>
</tr>
<tr>
<td>ACD/OE</td>
<td>Passive matrix: Alternate crystal direction</td>
<td>O</td>
<td>Functions as an Output Enable signal to the CRT. This signal is similar to blanking output in a CRT and enables the data to be shifted onto the display. When disabled, data is invalid and the trace is off.</td>
</tr>
<tr>
<td></td>
<td>Active matrix: Output Enable to enable data to be shifted onto the display.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>CONTRAST</td>
<td>Controls the LCDC bias voltage for contrast control.</td>
<td>O</td>
<td>Controls the LCDC bias voltage for the display contrast control through a PWM signal.</td>
</tr>
</tbody>
</table>

This application note focuses only on the Active TFT color display.

SPI interface

Active TFT LCD displays require an initialization routine through a serial interface, 3-wire, 4-wire, or 5-wire.
This display is the one featured in the TWR-LCD-RGB. As can be seen in Figure 5, it requires LSCLK, VSYNC, HSYNC, OE, CONTRAST and depending on the color depth, the full RGB data bus.

3.2 Synchronous display timings/signals

The display timings and signals are necessary to define the control scheme of each display; these definitions can be found in the datasheet of each display. The datasheet of each display must contain pinout, control signals description, timing charts, and initialization routines for the different color schemes and contrast levels.

3.2.1 Timing concepts

The following timing concepts must be considered, since these constitute the basis of the LCD interface timing.

Table 3. Timing parameters

<table>
<thead>
<tr>
<th>Timing concepts</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Horizontal Back Porch (HBP)</td>
<td>Number of PIXCLK between HSYNC signal and the first valid pixel data.</td>
</tr>
<tr>
<td>Horizontal Front Porch (HFP)</td>
<td>PIXCLK pulses between the last valid pixel data in the line and the next HSYNC pulse.</td>
</tr>
</tbody>
</table>

Table continues on the next page...
### Table 3. Timing parameters (continued)

<table>
<thead>
<tr>
<th>Timing concepts</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vertical Back Porch (VBP)</td>
<td>HSYNC pulses since VSYNC signal is asserted and the first valid line</td>
</tr>
<tr>
<td>Vertical Front Porch (VFP)</td>
<td>HSYNC pulses between last valid line of the frame and the next VSYNC pulse.</td>
</tr>
<tr>
<td>VSYNC Pulse Width (VPW)</td>
<td>HSYNC pulses that VSYNC signal is active</td>
</tr>
<tr>
<td>HSYNC Pulse Width (HPW)</td>
<td>PIXCLK pulses that HSYNC signal is active</td>
</tr>
<tr>
<td>Active Frame Width</td>
<td>This value is basically the Horizontal Resolution, which means the number of pixels in one line. For example, for a WVGA display (800x480), the frame width is equal to 800 pixels.</td>
</tr>
<tr>
<td>Active Frame Height</td>
<td>This value is equal to the Vertical Resolution of the LCD. Using the same WVGA (800x480), as an example, the value of the frame height will be 480 lines.</td>
</tr>
<tr>
<td>Screen Width</td>
<td>Pixel clock periods between the last HSYNC and the new HSYNC. This value not only includes the valid pixels but also the Horizontal Back and Front porches.</td>
</tr>
<tr>
<td>Screen Height</td>
<td>Rows between the last VSYNC pulse and the new VSYNC pulse. It includes all valid lines and also the Vertical Back and Front porch.</td>
</tr>
<tr>
<td>VSYNC Polarity</td>
<td>VSYNC value indicating the start of a new frame. It can be active-low when set to logic 0 or active-high when set to logic 1.</td>
</tr>
<tr>
<td>HSYNC Polarity</td>
<td>HSYNC value indicating the start of a new line. It can be active-low when set to logic 0 or active-high when set to logic 1.</td>
</tr>
</tbody>
</table>

### 3.2.2 Timing charts

#### 3.2.2.1 Vertical timing
The following chart shows the vertical timing of the WQVGA (800x600) display:
Figure 6. Vertical timing example

VSYNC period involves a complete frame cycle wherein every pixel and line in the frame are sent to the panel during its cycle. Following are the steps involved in this cycle.

1. When VSYNC = low, the beginning of the frame is asserted. When HYSNC = low, it marks the beginning of the first line.
2. In order to accomplish the LCD timing, the first lines are designated for the Vertical Back Porch (VBP).
3. After VBP, Data Enable (DE) signal appears into the boundaries of the HSYNC period. The details regarding DE during line cycle are reviewed in Horizontal timing. Consequently, DE will appear during all valid lines (Vertical resolution = 800); during this time (active frame height), the LCD panel will latch the RGB data of all lines and draw them on the screen.
4. The final stage in the frame cycle is the Vertical Front Porch (VFP), where extra lines (HSYNC cycles) will appear. During this time, DE remains inactive and again, the panel will discard any information in the RGB bus.
5. The frame ends when the next VSYNC signal is asserted (when low).

Seiko 4.3 in. WQVGA (800x600) 24-bit TFT LCD Display vertical control signals and recommended values are shown in the following table:

Table 4. TWR-LCD-RGB vertical control signals

<table>
<thead>
<tr>
<th>Signal</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock cycle</td>
<td>fclk</td>
<td>-</td>
<td>9</td>
<td>15</td>
<td>MHz</td>
</tr>
<tr>
<td>Vsync cycle</td>
<td>1/tv</td>
<td>-</td>
<td>59.94</td>
<td>-</td>
<td>Hz</td>
</tr>
<tr>
<td>V cycle</td>
<td>tv</td>
<td>-</td>
<td>286</td>
<td>-</td>
<td>H</td>
</tr>
</tbody>
</table>

Table continues on the next page...
Table 4. TWR-LCD-RGB vertical control signals (continued)

<table>
<thead>
<tr>
<th>Signal</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>V Display period</td>
<td>tvd</td>
<td>-</td>
<td>272</td>
<td>-</td>
<td>H</td>
</tr>
<tr>
<td>Vertical Front Porch</td>
<td>tvf</td>
<td>1</td>
<td>3</td>
<td>-</td>
<td>H</td>
</tr>
<tr>
<td>Vertical Pulse Width</td>
<td>tvp</td>
<td>1</td>
<td>10</td>
<td>-</td>
<td>H</td>
</tr>
<tr>
<td>Vertical Back Porch</td>
<td>tvb</td>
<td>1</td>
<td>2</td>
<td>-</td>
<td>H</td>
</tr>
</tbody>
</table>

NOTE

Unit CLK = 1/fclk, H=th

It is highly recommended to use the typical values (specified in Table 4), or values close to them. VBP and VFP are also described; notice the values are measured in lines or HSYNC pulses. The user must be aware that VSYNC width is included into the VBP stage. It means VBP starts when VSYNC is asserted, and not when the VSYNC returns to normal state. Using the values described in Table 4, the Screen Height or Vertical cycle will be 815.

Screen Height = Active Height + VBP + VFP + VPW

VHeight = 800 + 2 + 3 + 10

VHeight = 815

In some cases, VBP and VFP values are not given in lines. In such cases when VBP and VFP are expressed in nanoseconds or milliseconds, the user can calculate the necessary lines needed to accomplish the timing.

3.2.2.2 Horizontal timing

Screen width [H cycle] = 600 + HBP + HFP

HSYNC width

HSYNC polarity = LOW ACTIVE

DE

Data Enable polarity = POSITIVE

PIXCLK

HBP (Linos)

HFP (Linos)

Figure 7. Horizontal timing example
Seiko 4.3 in. WQVGA (800x600) 24-bit TFT LCD Display horizontal control signals and recommended values are shown in the following table:

### Table 5. TWR-LCD-RGB horizontal control signals

<table>
<thead>
<tr>
<th>Signal</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock cycle</td>
<td>fclk</td>
<td>-</td>
<td>9</td>
<td>15</td>
<td>MHz</td>
</tr>
<tr>
<td>Hsync cycle</td>
<td>1/th</td>
<td>-</td>
<td>17.14</td>
<td>-</td>
<td>KHz</td>
</tr>
<tr>
<td>Vsync cycle</td>
<td>1/tv</td>
<td>-</td>
<td>59.94</td>
<td>-</td>
<td>Hz</td>
</tr>
<tr>
<td>H cycle</td>
<td>th</td>
<td>-</td>
<td>525</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Horizontal Display cycle</td>
<td>thd</td>
<td>-</td>
<td>480</td>
<td>-</td>
<td>Clk</td>
</tr>
<tr>
<td>Horizontal Front Porch</td>
<td>thf</td>
<td>2</td>
<td>-</td>
<td>-</td>
<td>Clk</td>
</tr>
<tr>
<td>Horizontal Pulse Width</td>
<td>thp</td>
<td>2</td>
<td>41</td>
<td>-</td>
<td>Clk</td>
</tr>
<tr>
<td>Horizontal Back Porch</td>
<td>thb</td>
<td>2</td>
<td>2</td>
<td>-</td>
<td>Clk</td>
</tr>
</tbody>
</table>

The following steps are included in the line cycle.

1. When HSYNC = low, the line cycle begins and the Horizontal Back Porch (HBP) stage appears. During this time, the DE signal remains inactive.
2. After that, the horizontal active area (active frame width) begins. This stage starts when DE is asserted, because in this case, DE is active in only in high logic states; it starts when DE signal goes high. While DE is active, the panel will latch the RGB data placed in the bus and draw a new pixel in the screen in the current line every pixel clock pulse. Data enable width is always equal to the horizontal resolution of the panel, for example in this case DE will be 600 pixels long.
3. After the active area, HBP occurs; by this time, DE is inactive again and all the pixels in the line have been drawn. The line cycle ends when the new HSYNC pulse is asserted.

### 3.2.2.3 Pixel timing

Apart from the pixel clock frequency, another important feature regarding the pixel clock is to know when RGB data is latched by the panel. This characteristic is very important since the controller must prepare the data one edge before LCD latches the data in the bus. A similar chart is usually included in the datasheet. In this case, data is latched by the LCD panel in SCLK rising-edges, so the controller must be configured to write the RGB data in the bus on the falling-edge. In this manner, the data will be ready and stable when the panel reads it. This waveform shows the typical inverse clock polarity. Figure 8 shows the pixel timing chart.
Contrary to Figure 8, the WQVGA display data (shown in Figure 9) is latched on the falling-edge of the CLK signal when the DE signal is enabled. Thus, the LCDC must be configured accordingly.
Figure 10 shows the LCD interface timing generated by the K70 LCDC for an active matrix color TFT panel. In this figure, signals are shown with negative polarity. In TFT mode, LSCLK is automatically inverted. The panel interface timing for active matrix panels is sometimes referred to as a "digital CRT" and is controlled by shift clock (LSCLK), horizontal sync.
pulse (HSYNC, LP pin in passive mode), vertical sync pulse (VSYNC, FLM pin in passive mode), output enable (OE, ACD pin in passive mode), and line data (LD) signals. The following steps define the sequence of events for active matrix interface timing.

1. LSCLK latches data into the panel on its negative edge (when positive polarity is selected). In active mode, LSCLK runs continuously.
2. HSYNC causes the panel to start a new line.
3. VSYNC causes the panel to start a new frame. It always encompasses at least one HSYNC pulse.
4. OE functions as an output enable signal to the CRT. This signal is similar to blanking output in a CRT and enables the data to be shifted onto the display. When disabled, data is invalid and the trace is off.

In a 24-bit color scheme, colors are defined as follows:
- LD[7:0] bits define blue.

### 3.2.3 Custom LCD timing

#### Reset

Many LCD panels include an LCD controller which needs an external system reset. If an LCD needs this signal, the timing for this pulse must also be found out. See the following figure.

![Figure 11. Reset signal example](image)

**Figure 11. Reset signal example**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reset width</td>
<td>TRW</td>
<td>15</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Reset rising time</td>
<td>TRR</td>
<td>-</td>
<td></td>
<td>10</td>
<td>ns</td>
</tr>
</tbody>
</table>

According to Figure 11, the RESET signal is active-low.

For the RESET signal to be at a logic High level during normal operation, it must be at least 15 ns in a Low state to be considered as a valid reset. Finally, according to Figure 11, the rising time of the signal is 10 ns, and for this reason, it is not recommended to use an RC circuit to provide this signal.

#### Serial command interface

Generally, active matrix LCD displays have a more complex structure than passive displays requiring initialization and power ON/OFF sequences. In order to be configured, these displays feature a serial interface, which uses either I2C or SPI protocol as a standard.
WQVGA (800x600) SPI timing chart

The display power ON/OFF and initialization sequences are programmed via SPI interface. The following figure shows the WQVGA SPI timing chart.

The signal timings required to configure the display via SPI are shown in the following table:

<table>
<thead>
<tr>
<th>Item</th>
<th>Symbol</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Serial Fclk</td>
<td>fclk</td>
<td>-</td>
<td>-</td>
<td>20</td>
<td>MHz</td>
</tr>
<tr>
<td>Serial clk cycle time</td>
<td>tclk</td>
<td>50</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Clk low width</td>
<td>tsl</td>
<td>25</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Clk high width</td>
<td>tsh</td>
<td>25</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Chip select setup time</td>
<td>tcss</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Chip select hold time</td>
<td>tcsh</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Chip select high delay time</td>
<td>tcsh</td>
<td>20</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Data setup time</td>
<td>tds</td>
<td>5</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
<tr>
<td>Data hold time</td>
<td>tdh</td>
<td>10</td>
<td>-</td>
<td>-</td>
<td>ns</td>
</tr>
</tbody>
</table>
Power ON/OFF sequence

To prevent the device damage from latch-up or DC operation, the power ON/OFF sequence shall be as shown in the following figure.

![Power ON/OFF sequence chart](image)

**Table 8. Power ON/OFF sequence timing**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Specification</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>T1</td>
<td>10 &lt; T1</td>
<td>µs</td>
</tr>
<tr>
<td>T2</td>
<td>10 &lt; T2</td>
<td>µs</td>
</tr>
<tr>
<td>T3</td>
<td>1 &lt; T3</td>
<td>µs</td>
</tr>
</tbody>
</table>

- When DISP pin is pulled “H” (logic High state), blank data is output for 10 frames first, from the falling-edge of the following VS signal.
- When DISP is pulled “L” (logic Low state), 10 frames of blank data will be output from the falling-edge of the following VS, too.
3.3 LCD panels supported by K70

TWR-LCD-RGB

Currently, only the TWR-LCD-RGB display is fully supported by the K70 LCDC module. Although planning is underway to add more panels, it does not mean the module can only interact with that specific display (43WQW3T—4.3” WQVGA (480RGB x 272) TFT with Touch-Panel from Seiko Instruments Inc.). The user might develop his own interface with any desired display as long as the control signals and timing parameters of such display comply with those on the K70 LCDC.

4 Graphics FrameWorks (GUI)

4.1 eGUI

The complimentary Freescale embedded graphical user interface (eGUI) allows single chip microcontroller (MCU) systems to implement a graphical user interface and drive the latest generation of color graphics LCD panels with integrated display RAM and simple serial peripheral interface (SPI) or parallel bus interface. The evolution of LCD panels integrating the display RAM and LCD controller means that the products can be easily implemented without the need for a conventional microprocessor (MPU) with integrated LCD driver hardware and external display RAM. The eGUI has also been expanded to support conventional LCD panels and ColdFire LCD MPUs, giving a complimentary entry level solution for these platforms. To support the eGUI, Freescale also provides a "converter utility" to change graphical bit maps and fonts into the "C" language arrays needed by the eGUI. The features of the eGUI/D4D are as follows.

Features

The eGUI/D4D is capable of generating the user menu, graphics, pictures, text, and display them on the LCD module. It allows interacting with all objects, dynamically changing, adding, or removing them. It can also read and write their status or current value. The D4D also fully supports touch screen capabilities of the LCD displays.

- Supports graphical color LCD displays of various sizes
- Small RAM (volatile) memory footprint
- Multiple platform support
- Object style of driver
- Smart support-screen-oriented structure of the user code
- Custom screen sizes, position, and a header like window

Objects:

- Button
- Check Box
- Gauge
- Icon
- Label
- Menu
- Picture
- Slider
- Graph
- Scroll Bar
- Console
- Text Bar
- Touch screen support
- Multiple font support
- Buffer for input keys
Structure of an eGUI/D4D project

The following figure indicates the position of the D4D in the whole project. It is placed between the low-level drivers of the LCD and the user application.

Since this application note is aimed to develop a simple eGUI example, assuming that the user is already familiar with the file structure and eGUI environment, only a brief description of its features is given. For basics and more detailed description on eGUI, see DRM116: Freescale Embedded GUI (D4D), available at freescale.com.

Hardware interface

Since the K70 features a dedicated data bus for the display control, unlike the preceding microcontrollers from the Kinetis and ColdFire family, which need to route the LCD data through the FlexBus, there is no need to configure the bus, though it is necessary to enable Port F Alternate Functions [ALT5 ] in the Configuration Register PORTF_PCR.

SPI for LCD Display

The LCD display requires a 4-wire SPI interface comprising of the following signals: SCK, CS, SDI, and SDO:

When CS enables the communication [ LOW ], DSI is shifted into a 16-bit register on every SCK falling edge in an MSB bit first, the register-data differentiation is performed by a pair of bits sent before the SDO enablement [ LOW ]. CS can be controlled by using either SPI_CS or a GPIO pin.
**Touch screen interface**

The WQVGA display in TWR-LCD-RGB features an overlay resistive touch panel. It is a 4-wire resistive touch screen. [Figure 17](#) shows its basic structure.

![Basic touch screen structure](image)

**Figure 17. Basic touch screen structure**

The touch screen is composed by two plastic films, each coated with a conductive layer of metal (usually indium tin oxide, ITO) separated by an air gap. One plate, X-plate (see Figure 17), is excited by the supply voltage. When the screen is touched, the two conductive plates come together, creating a resistor divider along the X-plate. The voltage at the point of contact, which represents the position on the X-plate, is sensed through the Y+ electrode, as shown in Figure 18. The process is then repeated by exciting the Y-plate and sensing the Y position through the X+ electrode.
So, two ADC channels can be used with the GPIO pin multiplexed and two GPIO pins to simulate a touch screen controller. According to Figure 18:

X position:
1. Drive HIGH on X+ and drive LOW on X- (may set it as input port).
2. Set Y+ as ADC channel, then the user can read raw X voltage value from Y+.

Y position:
1. Drive HIGH on Y+ and drive LOW on Y- (may set it as input port).
2. Set X+ as ADC channel, then the user can read raw Y voltage value from X+.

However, this is just an example. The user can also use Y-/X- to read X/Y position. It is important to set another side (Y+/X+) to HIGH-Z to avoid reading a wrong value. After getting the raw voltage value, the X/Y position can be calculated with the equation given below.

\[ V_{Y+} = V_{REF} \times \frac{R_{X-}}{R_{X(TOTAL)}} \]
\[ V_{X+} = V_{REF} \times \frac{R_{Y-}}{R_{Y(TOTAL)}} \]

### 4.1.1 CodeWarrior project

Follow these steps to load the example code in CodeWarrior:

1. Download the eGUI from freescale.com/eGUI and unzip it, it will create a folder with the demo projects and another with the D4D files.
2. Open the IDE. Choose File > Import > Existing projects into workspace. See Figure 19.
3. Click Next, select the 'Select root directory' option and browse to the location where the demo project is located inside the eGUI folder and click Finish. See Figure 20.
4.1.2 eGUI configurations

Before compiling, the user must configure the LCD and touch screen drivers according to the settings of the TWR-LCD-RGB board and controller module.

The eGUI LCD configuration headers set the low-level driver structure and the LCD hardware interface driver, in this case, the K70 LCDC.

d4d_user_cfg.h:

```c
/********************************************************************************
* Low Level driver specification for LCD display and optionally
* for a touch screen interface
*
********************************************************************************/

// Please define a used low LCD driver
#define D4D_LLD_LCD d4dlcd_frame_buffer  // the name of low level driver descriptor structure

// Please (if it's needed) define a used LCD hw interface driver
#define D4D_LLD_LCD_HW d4dlcdhw_k70_lcdc

/********************************************************************************
* */
```
* Touch screen low level driver section
*
******************************************************************/

// Please (if needed) define a used touch screen hw interface driver
#define D4D_LLD_TCH  d4dtch_cr_touch

In order to make the LCDC interface with the display, configure all the screen parameters like height and width, type, cursor, color scheme and configuration registers; all this information must be included in the module’s header:

d4dlcdhw_k70_lcdc_cfg.h

#ifndef __D4DLCDHW_K70_LCDC_CFG_H
#define __D4DLCDHW_K70_LCDC_CFG_H

/*****************************************************************************/
* includes
********************************************************************************/
// include here what the driver needs to run i.e.: "derivative.h"
#include "MK70F15.h"

/*****************************************************************************/
* Constants
********************************************************************************/

#include "d4d.h"  // include of all public items (types, function etc) of
D4D driver
#include "d4d_lldapi.h"  // include non public low level driver interface header file
#include "d4d_private.h"  // include the private header file that contains perprocessor
macros as
D4D_MK_STR

// identification string of driver - must be same as name D4DTCH_FUNCTIONS structure + "_ID"
// it is used for enable the code for compilation
#define d4dlcdhw_k70_lcdc_ID 1
#if (D4D_MK_STR(D4D_LLD_LCD_HW) == d4dlcdhw_k70_lcdc_ID)
// include of low level driver header file
#include "d4dlcdhw_k70_lcdc.h"
#else
#endif

/*****************************************************************************/
* Functions bodies
********************************************************************************/

static unsigned char D4DLCDHW_Init_K70LCDC(void)
{
#if defined TWRLCDRGB_REVA
    /* Initialize LCD Screen over SPI */
    lcdc_init_spi_lcd();  // to do rewrite this part to any universal scheme
#endif

    /* Setup LCD pin muxing */
    lcdc_init_pins();
#if D4DLCDHWFB_MIRROWED == 1
    LCDC_LSSAR = D4DLCDHWFB_START_ADDRESS + D4DLCDHWFB_X_MAX * D4DLCDHWFB_Y_MAX * 2;
#else
    LCDC_LSSAR = D4DLCDHWFB_START_ADDRESS;
#else
#endif

    return 0;
}

Configuring the K70 LCDC Using the TWR-LCD-RGB, Rev. 0, 9/2012
Freescale Semiconductor, Inc.
General Business Information
#endif
LCDC_LSR  =  (D4DLCDHWFB_X_MAX / 16) << 20 | (D4DLCDHWFB_Y_MAX);
LCDC_LVPWR = (D4DLCDHWFB_X_MAX / 2);

//LCDC_LDCR =  ( 0| LCDC_LDCR_HM(4)| LCDC_LDCR_TM(8) );

//Configure_Bursting();

// set LCD virtual page width
LCDC_LVPWR = LCDC_LVPWR_VPW( D4DLCDHWFB_X_MAX );

// set LCD cursor positon & settings (turn off)
LCDC_LCPR = 0;
LCDC_LCWHB = 0;

#ifdef TWRLCDRGB_REVA
// set LCD panel configuration
LCDC_LPCR =
    LCDC_LPCR_TFT_MASK    |       //TFT Screen
    LCDC_LPCR_COLOR_MASK |       //Color
    LCDC_LPCR_BPIX(D4DLCDHWFB_BPP) |       //bpp
    //LCDC_LPCR_PIXPOL_MASK | // pixel polarity
    LCDC_LPCR_FLMPOL_MASK |       //first line marker active low
    LCDC_LPCR_LPPOL_MASK |       //line pulse active low
    //LCDC_LPCR_END_SEL_MASK | //Use big-endian mode (0xFFAA5500 means R=AA,G=55,B=00)
    LCDC_LPCR_SWAP_SEL_MASK |
    LCDC_LPCR_SCLKIDLE_MASK |       //Enable LSCLK when vsync is idle
    LCDC_LPCR_SCLKSEL_MASK |       //Always enable clock
    //LCDC_LPCR_CLKPOL_MASK |       //Active on positive edge of LSCLK. In TFT mode, active on negative edge of LSCLK.
    //   LCDC_LPCR_ACD(ACD_DIV_0) |  // It isn't used in TFT mode
    LCDC_LPCR_PCD(D4DLCDHWFB_PANEL_CLKDIV);             //Divide 120 PLL clock by (3+1)=4 to get 30 MHz clock

// set LCD horizontal configuration based on panel data
LCDC_LHCR =
    LCDC_LHCR_H_WIDTH(9)   |    //(9+1)=10 SCLK period for HSYNC activated
    LCDC_LHCR_H_WAIT_1(9)  |    //(9+1)=10 SCLK period between end of OE and beginning of HSYNC
    LCDC_LHCR_H_WAIT_2(56);     //(56+3)=59 SCLK periods between end of HSYNC and beginning of OE

// set LCD vertical configuration based on panel data
LCDC_LVCR =
    LCDC_LVCR_V_WIDTH(15)  |    //15 SCLK period for VSYNC activated
    LCDC_LVCR_V_WAIT_1(15) |    //15 SCLK period between end of OE and beginning of VSYNC
    LCDC_LVCR_V_WAIT_2(15);     //15 SCLK periods between end of VSYNC and beginning of OE

#else
LCDC_LPCR =
    LCDC_LPCR_TFT_MASK    |       //TFT Screen
    LCDC_LPCR_COLOR_MASK |       //Color
    LCDC_LPCR_BPIX(D4DLCDHWFB_BPP) |       //bpp
    //LCDC_LPCR_PIXPOL_MASK | // pixel polarity
    LCDC_LPCR_FLMPOL_MASK |       //first line marker active low
    LCDC_LPCR_LPPOL_MASK |       //line pulse active low
    //LCDC_LPCR_END_SEL_MASK | //Use big-endian mode (0xFFAA5500 means R=AA,G=55,B=00)
    //LCDC_LPCR_SWAP_SEL_MASK |
    LCDC_LPCR_SCLKIDLE_MASK |       //Enable LSCLK when vsync is idle
    LCDC_LPCR_SCLKSEL_MASK |       //Always enable clock
    //LCDC_LPCR_CLKPOL_MASK |       //Active on positive edge of LSCLK. In TFT mode, active on negative edge of LSCLK.
    //   LCDC_LPCR_ACD(ACD_DIV_0) |  // It isn't used in TFT mode
    LCDC_LPCR_PCD(D4DLCDHWFB_PANEL_CLKDIV);             //Divide 120 PLL clock by (12+1)=13 to get 9.23 MHz clock

#endif
// set LCD horizontal configuration based on panel data

LCDC_LHCR =
   LCDC_LHCR_H_WIDTH(1)   |    //(1+1)=2 SCLK period for HSYNC activated
   LCDC_LHCR_H_WAIT_1(1)  |    //(1+1)=2 SCLK period between end of OE and beginning of
   HSYNC
   LCDC_LHCR_H_WAIT_2(38);     //(38+3)=41 SCLK periods between end of HSYNC and beginning
of OE

// set LCD vertical configuration based on panel data

LCDC_LVCR =
   LCDC_LVCR_V_WIDTH(2)  |    //2 SCLK period for VSYNC activated
   LCDC_LVCR_V_WAIT_1(2) |    //2 SCLK period between end of OE and beginning of VSYNC
   LCDC_LVCR_V_WAIT_2(10);     //10 SCLK periods between end of VSYNC and beginning of OE

#endif

// set LCD panning offset
LCDC_LPOR = 0;

// set LCD interrupt configuration
LCDC_LICR = 0;
// set LCD interrupt enable
LCDC_LIER = 0;

//Set background plane DMA to burst mode
LCDC_LDCR &= ~(LCDC_LDCR_BURST_MASK);

#if 0
// set LCD graphic window start address
LCDC_LGWSAR = 0x80000000;

// set LCD graphic window size
LCDC_LGWSR =
   LCDC_LGWSR_GWW(0) |
   LCDC_LGWSR_GWH(0);

// set LCD graphic window virtual page width
LCDC_LGWPWR = 0;

// set LCD graphic window panning offset
LCDC_LGWPOR = 0;

// set LCD graphic window position
LCDC_LGWPR =
   LCDC_LGWPR_GWXP(0) |
   LCDC_LGWPR_GWYP(0);

// set LCD graphic window control
LCDC_LGWCR =
   LCDC_LGWCR_GWAV(0xF)          | // alpha-transparent
   // (1 << LCDC_LGWCR_GWE_SHIFT)   | // enable
   (1 << LCDC_LGWCR_GWCKE_SHIFT) | // color key enable
   LCDC_LGWCR_GWCKR(0xFF)        | // color key
   LCDC_LGWCR_GWCKG(0)           |
   LCDC_LGWCR_GWCKB(80);

   // LCDC_LAUSCR = LCDC_LAUSCR_AGWCKB_MASK;
#endif

/* Enable LCD */
SIM_MCR|=SIM_MCR_LCDSTART_MASK;

return 1;
// FUNCTION:    D4DLCD_FlushBuffer_K70LCDC
// SCOPE:       Low Level Driver API function
// DESCRIPTION: For buffered low level interfaces is used to inform the
// driver the complete object is drawn and pending pixels should be flushed
//
// PARAMETERS:  none
// RETURNS:     none
//-------------------------------------------------------------
static void D4DLCD_FlushBuffer_K70LCDC(void)
{
    //mcf5227_cache_invalidate();
}

static void lcdn_init_pins(void)
{
    //#define ALT2 (0|PORT_PCR_MUX(2)|PORT_PCR_DSE_MASK)
    //#define ALT5 (0|PORT_PCR_MUX(5)|PORT_PCR_DSE_MASK)
    //#define ALT7 (0|PORT_PCR_MUX(7)|PORT_PCR_DSE_MASK)
    #define ALT1         (0|PORT_PCR_MUX(1))
    #define ALT2 (0|PORT_PCR_MUX(2))
    #define ALT5 (0|PORT_PCR_MUX(5))
    #define ALT7 (0|PORT_PCR_MUX(7))

    PORTF_PCR4 =ALT7; // Graphic LCD D[0],  Schematic PTF4
    PORTF_PCR5 =ALT7; // Graphic LCD D[1],  Schematic PTF5
    PORTF_PCR6 =ALT7; // Graphic LCD D[2],  Schematic PTF6
    PORTF_PCR7 =ALT7; // Graphic LCD D[3],  Schematic PTF7
    PORTF_PCR8 =ALT7; // Graphic LCD D[4],  Schematic PTF8
    PORTF_PCR9 =ALT7; // Graphic LCD D[5],  Schematic PTF9
    PORTF_PCR10=ALT7; // Graphic LCD D[6],  Schematic PTF10
    PORTF_PCR11=ALT7; // Graphic LCD D[7],  Schematic PTF11
    PORTF_PCR12=ALT7; // Graphic LCD D[8],  Schematic PTF12
    PORTF_PCR13=ALT7; // Graphic LCD D[9],  Schematic PTF13
    PORTF_PCR14=ALT7; // Graphic LCD D[10], Schematic PTF14
    PORTF_PCR15=ALT7; // Graphic LCD D[11], Schematic PTF15
    PORTF_PCR16=ALT7; // Graphic LCD D[12], Schematic PTF16
    PORTF_PCR17=ALT7; // Graphic LCD D[13], Schematic PTF17
    PORTF_PCR18=ALT7; // Graphic LCD D[14], Schematic PTF18
    PORTF_PCR19=ALT7; // Graphic LCD D[15], Schematic PTF19
    PORTF_PCR20=ALT7; // Graphic LCD D[16], Schematic PTF20
    PORTF_PCR21=ALT7; // Graphic LCD D[17], Schematic PTF21
    PORTF_PCR22=ALT7; // Graphic LCD D[18], Schematic PTF22
    PORTF_PCR23=ALT7; // Graphic LCD D[19], Schematic PTF23
    PORTF_PCR24=ALT7; // Graphic LCD D[20], Schematic PTF24
    PORTF_PCR25=ALT7; // Graphic LCD D[21], Schematic PTF25
    PORTF_PCR26=ALT7; // Graphic LCD D[22], Schematic PTF26
    PORTF_PCR27=ALT7; // Graphic LCD D[23], Schematic PTF27
    PORTF_PCR0=ALT7; // Graphic LCD PCLK,  Schematic PTF0
    PORTF_PCR1=ALT7; // Graphic LCD DE,    Schematic PTF1
    PORTF_PCR2=ALT7; // Graphic LCD HSYNC, Schematic PTF2
    PORTF_PCR3=ALT7; // Graphic LCD VSYNC, Schematic PTF3
5 PEG+

This part of the document describes steps required to configure the IAR Embedded Workbench for ARM® development tool and use it to build, run, and debug PEG+ applications for the TWR-K60N512 board. This document also provides board-specific information related to the PEG.

Note

C/PEG, PEG+, PEG PRO and IAR are third-party applications, the code example depicted and included in this document does not grant access rights nor does it license the usage of any of the above mentioned products, henceforth proper software and/or license must be acquired by the developers at their own cost.

For more information on PEG+, see swellsoftware.com/products/pegplus.php.

5.1 Requirements to run the code example

- **IAR Embedded Workbench for ARM**: IAR Embedded Workbench for ARM must be installed on the computer. If not, download the latest version from the IAR website: iar.com
- **Freescale MQX™ RTOS**: Freescale MQX RTOS operating system must be installed on the computer. If not, download the last version from the Freescale website: freescale.com/MQX
- **PE micro OSDBM Drivers**: The P&E OSDBM drivers have to be installed in order to download and debug the PEG+ application. If not, download the latest version from PEmicro website: pemicro.com/osbdm
- **PEG supports a wide range of platforms and CPUs**, but this document focuses on PEG+ running on the Tower board TWR-K70F120M with its TWR-LCD peripheral module. For more details, see the Freescale Tower website: freescale.com/TWR-K70F120M

5.2 Building PEG+ application

5.2.1 Building the MQX libraries

For more information, see C:\Program Files\IAR Systems\Embedded Workbench 6.4\ARM\RTOS\FreescaleMQX.

5.2.2 Compile-time configuration

Major compile-time configuration options are centralized in a single user configuration file located in <mqx_path>/config/twrk70f120m/user_config.h. See the following figure.

This user configuration file is included internally by private configuration files in MQX PSP and BSP projects.

Note

BSPCFG_ENABLE_CPP option must be enabled in the user_config.h file.
5.2.3 Build process

After any change to the compile-time user configuration file or MQX kernel source files, the MQX libraries need to be rebuilt. The build process is similar with all core components:

- The output directory are `<mqx_path>/lib/twrk70f120m.iar/bsp` and `<mqx_path>/lib/twrk60n512.iar/psp`.
- All public header files needed by application to make use of the library are automatically copied from internal folders to the same output directory as the library itself.
- During PSP or BSP build process, the `user_config.h` file and other header files from the `<mqx_path>/config/twrk70f120m` and `config/common` directories are copied into the `<mqx_path>/lib/twrk70f120m.iar` output directory.

With IAR, the MQX build process can be simplified by using the Batch Build feature. For each supported board, there is an IAR Workspace file which includes build projects for all related MQX libraries:

`<mqx_path>/config/twrk60n512/iar/build_libs.eww`

The Workspace file contains Batch Build configurations which can be used to build all MQX libraries at once. See the following figure.
5.2.4  Building the PEG+ example Hellopeg

5.2.4.1  MQX Project path

The hellopeg project is prepared using a Windows System variable called MQX_PATH. So, before starting the hellopeg IAR project:

From Control panel, choose System Properties > Advanced Tab -> Environment Variables to set the MQX_PATH variable to the location where Freescale MQX RTOS is installed. See the following figure.
5.2.4.2 Importing hellopeg IAR project

In order to compile the hellopeg example, the project has to be opened into IAR. From Menu, choose File > Open workspace, then File > Open file and navigate through the example folder (See the following figure). Select and import the following projects.

- hellopeg project:

```
<peg_path>\examples\plus\480x272\hellopeg\build_twrk70f120m-iar-mqx-d\iar
```
5.2.4.3  **Building the hellopeg IAR project**

Select hellopeg project, right-click and then press Rebuild All or the Make button. See the following figure.

*NOTE*

Currently only one configuration is available, FLASH_1M_PFLASH.

5.2.4.4  **Downloading and debugging the hellopeg IAR project**

In order to download and debug the PEG+ application, just press the Download and Debug button.

The debug configuration is already set for the USB/OSBDM interface (PEMicro). See the following figure.
After the application is downloaded, the PEG+ hellopeg application is ready to run.

# Example

## 6.1 Register configuration

This section discusses how to configure the LCD controller registers necessary to establish:
- Screen size
- Display properties
  - Cursor properties
  - Color space
  - Contrast

## 6.2 Screen size

The first parameter to be defined is the screen size; this information cannot be randomly selected, it must concur with the screen size depicted in the datasheet of the display. In this specific case, the screen size is 480x272.

<table>
<thead>
<tr>
<th>Register</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LCDC_LSSAR</td>
<td>LCDC Screen Start Address Register</td>
</tr>
<tr>
<td></td>
<td>This register specifies the LCD screen start address.</td>
</tr>
<tr>
<td></td>
<td>LCDC_LSSAR = D4DLCDHWFB_START_ADDRESS;</td>
</tr>
<tr>
<td></td>
<td>Defined in the header file as:</td>
</tr>
<tr>
<td></td>
<td>D4DLCDHWFB_START_ADDRESS= 0x80000000</td>
</tr>
</tbody>
</table>

Table continues on the next page...
The register defines the height and width of the LCD screen defined in its datasheet.

\[
\text{LCDC\_LSR} = \left( \text{D4DLCDHWFB\_X\_MAX} / 16 \right) \ll 20 \mid \left( \text{D4DLCDHWFB\_Y\_MAX} \right);
\]

Defined in the header file as:
- \text{D4DLCDHWFB\_X\_MAX} = 480
- \text{D4DLCDHWFB\_Y\_MAX} = 272

**6.3 Display properties**

Once the screen size has been defined, the user must establish the display properties such as screen type (TFT/color), cursor height, width, color, blink and starting position. All the cursor properties except the starting position are aesthetic choices; the cursor starting position indicates where the graphics will start being “drawn” on the screen.

**LCDC\_LVPWR**

LCDC Virtual Page Width Register

This register defines virtual page width for LCD panel. Refer to LCD screen format for more details.

\[
\text{LCDC\_LVPWR} = \left( \text{D4DLCDHWFB\_X\_MAX} / 2 \right);
\]

The next step is to define the color space, scheme or depth which specifies the number of available colors. If the color depth is higher, the number of colors available to display graphics or text, would be more. It also defines how many physical lines of the LCDC controller will be used to feed the LCD screen. For this example, the highest color depth was chosen (24bpp), thus the 24 lines (8 lines/color) of the LCDC bus will be used.

**LCDC\_LPCR**

LCDC Panel Configuration Register

This register defines all properties of the LCD screen.

\[
\text{LCDC\_LPCR} = \text{LCDC\_LPCR\_TFT\_MASK} \mid \text{LCDC\_LPCR\_COLOR\_MASK} \mid \text{LCDC\_LPCR\_BPIX(D4DLCDHWFB\_BPP)}
\]

Table continues on the next page...
LCDC_LPCR_FLMPOL_MASK | //first line marker active low
LCDC_LPCR_LPPOL_MASK | //line pulse active low
LCDC_LPCR_SWAP_SEL_MASK |
LCDC_LPCR_SCLCIDLE_MASK | //Enable LSCLK when vsync is idle
LCDC_LPCR_SCLKSEL_MASK | //Always enable clock
LCDC_LPCR_ACD(ACD_DIV_0)
LCDC_LPCR_PCD(D4DLCDHWFB_PANEL_CLKDIV); //Divide 120 PLL clock by (3+1)=4 to get 30 MHz clock

Defined in the header file as:
D4DLCDHWFB_BPP_BYTE 4
D4DLCDHWFB_BPP BPP24= 7
D4DLCDHWFB_PANEL_CLKDIV 3

6.4 Display horizontal and vertical control

Now that the screen properties have been defined, the horizontal and vertical configuration registers must be configured, these values must be taken from the display’s datasheet since they define the CLK periods the controller will use to “draw” the graphics.

LCDC_LHCR

This register defines the horizontal sync pulse timing. Defined by the displays properties.

// set LCD horizontal configuration based on panel data (See Seiko Datasheet)

LCDC_LHCR =

LCDC_LHCR_H_WIDTH(9) | //(9+1)=10 SCLK period for HSYNC activated
LCDC_LHCR_H_WAIT_1(9) | //(9+1)=10 SCLK period between end of OE and beginning of HSYNC
LCDC_LHCR_H_WAIT_2(56); // (56+3)=59 SCLK periods between end of HSYNC and beginning of OE

LCDC_LVCR

This register defines the vertical sync pulse timing. Defined by the displays properties

LCDC_LVCR =

LCDC_LVCR_V_WIDTH(15) | //15 SCLK period for VSYNC activated
LCDC_LVCR_V_WAIT_1(15) | //15 SCLK period between end of OE and beginning of VSYNC
LCDC_LVCR_V_WAIT_2(15);

// 15 SCLK periods between end of VSYNC and beginning of OE

LCDC_LPOR

LCDC Panning Offset Register
This register sets up panning for the image.

LCDC_LPOR = 0;

6.5 Display contrast and brightness

After setting up the horizontal and vertical signals we need to define the display contrast and brightness, interrupt settings and graphic windows size.

LCDC_LPCCR

LCDC PWM Contrast Control Register
This register controls the signal output at the contrast pin controlling the display’s contrast.

LCDC_LDCR

LCDC DMA Control Register
There is a 128 x 32 bit line buffer in the LCDC that stores DMA data from system memory. LDCR controls DMA burst length and when to trigger a DMA burst in terms of number of data bytes left in the pixel buffer.

// Set background plane DMA to burst mode
LCDC_LDCR & = ~
(LCDC_LDCR_BURST_MASK);

LCDC_LICR

LCDC Interrupt Configuration Register
This register configures the interrupt conditions. The LCDC selects between triggering an interrupt at either the End of Frame or at the Beginning of Frame. This register works in conjunction with the LIER to enable LCDC interrupts.

LCDC_LICR = 0;

LCDC_LIER

LCDC Interrupt Enable Register
This register enables the LCDC to generate an interrupt. When the interrupt is disabled, its status can still be observed in the Interrupt Status Register.

LCDC_LIER = 0;

LCDC_LGWSAR

LCDC Graphic Window Start Address Register
This register defines the starting address of the graphic window image

LCDC_LGWSAR = 0x80000000;

Table continues on the next page...
LCDC_LGWSR

LCDC Graphic Window Size Register
This register defines the height and width of the graphic window on the LCD screen.

LCDC_LGWSR =
   LCDC_LGWSR_GWW(0);
   LCDC_LGWSR_GWH(0);

LCDC_LGWVPWR

LCDC Graphic Window Virtual Page Width Register
This register defines the virtual page width for the graphic window picture on the LCD screen.

LCDC_LGWVPWR = 0;

LCDC_LGWPOR

LCDC Graphic Window Panning Offset Register
This register sets up panning for the graphic window.

// set LCD graphic window panning offset
LCDC_LGWPOR = 0;

LCDC_LGWPR

LCDC Graphic Window Position Register
This register determines the starting position of the graphic window on the LCD panel.

// set LCD graphic window position
LCDC_LGWPR =
   LCDC_LGWPR_GWXP(0) |
   LCDC_LGWPR_GWYP(0);

LCDC_LGWCR

LCDC Graphic Window Control Register
This register defines the behaviors of graphic window.

// set LCD graphic window control
LCDC_LGWCR =
   LCDC_LGWCR_GWAV(0xF)          | // alpha-transparent
   (1 << LCDC_LGWCR_GWCKE_SHIFT) | // color key enable
   LCDC_LGWCR_GWCKR(0xFF)        | // color key
   LCDC_LGWCR_GWCKG(0)           |
   LCDC_LGWCR_GWCKB(80);

7 Code

7.1 eGUI Code

/* * File:Game.c */
/* Purpose:Main process */
#include "main.h"
#include "common.h"
#include "mcg.h"
#include "pit.h"
#include "isr.h"
#include "d4d.h"

volatile LWord free_counter2ms = 0;
D4D_EXTERN_SCREEN(screen_entry);

/**************************************************************************/
*!
* Global variables
*!
**************************************************************************/

TIME_FLAGS time;
LWord time100sm_cnt = 0;

/**************************************************************************/
* Prototypes
**************************************************************************/
static void pit_ch0_callback(void);
void MCU_Init(void);
void Timer_Init(void);

/**************************************************************************/
* Module Global Variables
**************************************************************************/
short int value;
volatile unsigned char value_msb;
volatile unsigned char value_lsb;
char Acceleration[6];
volatile unsigned char Read_End=0;
volatile unsigned char Enable_Acc=0;

/**************************************************************************/
* Init Clock and PLL
**************************************************************************/
void MCU_Init(void)
{
    volatile int fmc_pfb01cr_register, fmc_pfb23cr_register;

    #define _CACHE_ON_
    #ifdef _CACHE_ON_
    // turn code cache on
    LMEM_PCCCR = (LMEM_PCCCR_GO_MASK | LMEM_PCCCR_INVW1_MASK | LMEM_PCCCR_INVW0_MASK | LMEM_PCCCR_ENWRBUF_MASK | LMEM_PCCCR_ENCACHE_MASK);
    while( LMEM_PCCCR & LMEM_PCCCR_GO_MASK ){};
    #endif

    // Enable IPF/DPF/IC/DC
    FMC_PFB01CR ^= 0x00000001F;
    FMC_PFB23CR ^= 0x00000001F;
    // Enable IPF/DPF/IC/DC

    /**************************************************************************/
* Module Global Variables
**************************************************************************/
short int value;
volatile unsigned char value_msb;
volatile unsigned char value_lsb;
char Acceleration[6];
volatile unsigned char Read_End=0;
volatile unsigned char Enable_Acc=0;

/**************************************************************************/
* Init Clock and PLL
**************************************************************************/
void MCU_Init(void)
{
    volatile int fmc_pfb01cr_register, fmc_pfb23cr_register;

    #define _CACHE_ON_
    #ifdef _CACHE_ON_
7.2 PEG+ code

#include "peg.hpp"

#ifdef PEGMQX
extern void PegTaskMain(uint_32);

TASK_TEMPLATE_STRUCT MQX_template_list[] =
{
    {PEG_TASK_ID, PegTaskMain, PEG_STACK_SIZE, PEG_PRIORITY, "PegTask", MQX_AUTO_START_TASK, 0, 0},
    {0, 0, 0, 0, 0, 0, 0, 0}
};
#endif

PEGCHAR Hello[] = {'H','E','L','L','O', 0};
PEGCHAR Day[] = {'H','a','v','e',' ','a',' ','n','i','c','e',' ','d','a','y', 0};

8 Appendix A

Using different LCD screens

The fact that the only LCD screen depicted in this application note is a Seiko 4.3” WQVGA (800x600) 24-bit TFT LCD display and no other display is mentioned does not mean the K70 LCDC module does not support different screens; the register settings can be modified to use different screens as long as they comply with the LCDC module parameters.

Industrial applications: Screen and controller physically separated

Industrial control applications often require a graphic control module separated from the control module by more than a few inches which makes the interface development difficult, in those cases there are a couple of workarounds, depending on how cost sensitive the application is, that is,

• For example, consider a scenario where the graphic control module (display) must be 6 ft. away from the control module (K70). The question arises whether a simple cable can be used to communicate to both.

The answer is must definitely no, the signal strength will be almost completely attenuated to a point the display will recognize the signals as noise.

A possible solution would be to configure the LCDC to work on a VGA resolution and use a VGA cable. The drawback of this solution would be the inability to use the touchscreen functionality; unless a separate cable was used to feed the K70’s ADC and even then an instrumentation amplifier would be necessary in order to amplify the touchscreen signals so the ADC could recognize and validate them.
The second question is how to achieve the link between the two modules.

If cost is not a problem, a K61 which has the same functionality, package and GPIOs with the exception of the LCDC module could be used as the controller module. Then, a SPI communication link could be established to a K70 placed at the same location the LCD screen is, feeding the K70 with the real time operations, allowing the K70 to manage the graphic-touch screen interface. The main drawback is its cost.