

Document Number:AN4598 Rev. 0, 10/2012

# Using DMA Transfers with Enhanced Flexible PWM on MC56F84xxx

by: Pavel Sustek

# **1** Introduction

Controlling electric motors or different Switched Mode Power Supplies (SMPS) topologies requires computation power of a controller core together with powerful and flexible peripherals. Freescale MC56F84xxx Digital Signal Controllers (DSCs) contain such PWM module that provides sufficient flexibility to generate various switching patterns, including highly sophisticated waveforms. To maximize system performance, a Direct Memory Access (DMA) peripheral can be used for data transfers to and from the peripheral.

This application note deals with how to properly set the Freescale eFlex PWM peripheral to enable writing to value registers and reading from capture registers using DMA channels and the DMA configuration enables reading of Analog-to-Digital Converter (ADC) result registers. The application note is supported by the application code that provides ready-to-use functions. The document provides additional information based on MC56F84xxx Reference Manual with main focus on the use of application.

# 2 Peripherals

The DMA controller supports most of DSC's MC56F84xx peripherals. This document focuses only on eFlex PWM and ADC modules that are main peripherals in motor control and

### Contents

1	Introduction	1
2	Peripherals	1
3	Application modes	5
4	Application configuration	.14
5	Definitions and acronyms	.14





SMPS applications. Following sections describe basic features of the modules. The detail information can be found in MC56F84xxx Reference Manual.

# 2.1 Enhanced Flexible Pulse Width Modulator

The pulse width modulator contains PWM submodules, each of which is set up to control a single half-bridge power stage.

Selected features include:

- 16 bits of resolution for center, edge aligned, and asymmetrical PWMs
- · Fractional delay for enhanced resolution of the PWM period and edge placement
- PWM outputs that can operate as complementary pairs or independent channels
- · Ability to accept signed numbers for PWM generation
- Double buffered PWM registers
  - Integral reload rates from 1 to 16
  - Half cycle reload capability
- Multiple output trigger events can be generated per PWM cycle via hardware
- Programmable filters for fault inputs
- Independently programmable PWM output polarity
- Independent top and bottom deadtime insertion
- PWM\_X pin can optionally output a third PWM signal from each submodule
- Channels not used for PWM generation can be used for buffered output compare functions
- Channels not used for PWM generation can be used for input capture functions
- Enhanced dual edge capture functionality
- External ADC input, taking into account values set in ADC high and low limit registers
- Each submodule can request a DMA read access for its capture FIFOs and a DMA write request for its double buffered VALx registers

Figure 1 shows PWM submodule block diagram.





Figure 1. PWM submodule block diagram

# 2.2 DMA controller

The DMA controller module enables fast transfers of data, providing an efficient way to move blocks of data with minimal processor interaction. The DMA module, shown in Figure 2, has four channels that allow byte, word, or longword data transfers. Each channel has a dedicated source address register (SARn), destination address register (DARn), status register (DSRn), byte count register (BCRn), and control register (DCRn). Collectively, the combined program-visible registers associated with each channel define a transfer control descriptor (TCD). All transfers are dual address, moving data from a source memory location to a destination memory location with the module operating as a 32-bit bus master connected to the system bus. The programming model is accessed through a 32-bit connection with the slave peripheral bus. DMA data transfers may be explicitly initiated by software or by peripheral hardware requests.

The DMA controller module features:

- Four independently programmable DMA controller channels
- Dual-address transfers via 32-bit master connection to the system bus
- Data transfers in 8-, 16-, or 32-bit blocks
- Continuous-mode or cycle-steal transfers from software or peripheral initiation
- One programmable input selected from 16 possible peripheral requests per channel
- Automatic hardware acknowledge/done indicator from each channel
- · Independent source and destination address registers
- · Optional modulo addressing and automatic updates of source and destination addresses
- Independent transfer sizes for source and destination
- · Optional auto-alignment feature for source or destination accesses
- · Optional automatic single or double channel linking
- · Programming model accessed via 32-bit slave peripheral bus
- Channel arbitration on transfer boundaries using fixed priority scheme



#### rempherals

Figure 2 shows a simplified block diagram of the 4-channel DMA controller.



Figure 2. DMA controller block diagram

# 2.3 12-bit cyclic analog-to-digital converter (ADC)

The analog-to-digital (ADC) converter function consists of two separate analog-to-digital converters, each with eight analog inputs and its own sample and hold circuit. A common digital control module configures and controls the functioning of the converters. ADC selected features include:

- 12-bit resolution
- · Designed for maximum ADC clock frequency of 20 MHz with 50 ns period
- Sampling rate up to 6.67 million samples per second
- Can be synchronized to other peripherals that are connected to an internal Inter-Peripheral Crossbar module, such as the PWM, through the SYNC0/1 input signal
- · Sequentially scans and stores up to 16 measurements
- · Scans and stores up to eight measurements each on two ADC converters operating simultaneously and in parallel
- Optional DMA function to transfer conversion data at the end of a scan or when a sample is ready to be read.
- · Signed or unsigned result

Figure 3 illustrates the dual ADC configuration:





Figure 3. Cyclic ADC block diagram

# 3 Application modes

# 3.1 Writing PWM value registers using DMA controller

The eFlex PWM module contains DMA Enable Register which allows setting of DMA requests for reading or writing. Setting VALDE (Value Register DMA Enable) bit enables DMA write requests for VALx and FRACVALx registers when Reload Flag is set.

To have proper data transfer between the data memory (variable structure PWMA\_REG\_UPDATE) and PWM value registers, it is essential to configure dedicated DMA channel.

The application example demonstrates how to update PWM submodule value registers in each PWM reload period using one DMA channel. The basic block diagram of the transfer is shown in Figure 4.



## Figure 4. Writing PWM value registers using DMA transfer

### eFlex PWM A Submodule 0 Configuration

The configuration of DMA channel 2 is performed in DMA2\_Init function in DMA\_cfg.c file which is part of Sources folder in the following order:

- 1. Enable clock to GPIO\_E where PWMA\_A0 and PWMA\_B0 signals are terminated
  - *SIM\_PCE0* |= *SIM\_PCE0\_GPIOE*;
- 2. Enable PWM peripheral on GPIO\_E pins (pin GPIOE0 and GPIOE1)
  - $GPIOE\_PER \models (GPIOE\_PER\_PE\_0 \mid GPIOE\_PER\_PE\_1);$
- 3. Enable clock to PWMA Submodule 0
  - *SIM\_PCE3* = *SIM\_PCE3\_PWMACH0;*
- 4. Select full reload cycle for SM0
  - *PWMA\_SMOCTRL* = *PWMA\_SMOCTRL\_FULL*;
- 5. Select local reload signal for SM0
  - *PWMA\_SMOCTRL2* = *PWMA\_SMOCTRL2\_FORCE\_SEL\_1*;
- 6. Output PWM frequency is set to 16 kHz  $\rightarrow$  62.5 µs = 10 ns (cycle) \* 3125 \* 2
  - *PWMA\_SMOINIT* = -3125;
  - *PWMA\_SM0VAL1* = *3124*;
- 7. Initialize duty cycle is set to 50%
  - $PWMA\_SMOVAL2 = -(PWMA\_SMOVAL1 >> 1);$
  - *PWMA\_SMOVAL3* = *PWMA\_SMOVAL1*>>1;
- 8. Deadtime is set to  $1 \ \mu s$ 
  - *PWMA\_SMODTCNT0* = *100*;
  - *PWMA\_SM0DTCNT1* = *100*;
- 9. All PWM faults are disabled for this example application
  - *PWMA\_SM0DISMAP0* = 0;
  - *PWMA\_SM0DISMAP1* = 0;
- 10. PWM SM0 outputs PWMA\_A0 and PWMA\_B0 are enabled
  - *PWMA\_OUTEN* = (*PWMA\_OUTEN\_PWMA\_EN\_0* | *PWMA\_OUTEN\_PWMB\_EN\_0*);
- 11. DMA write value register request is enabled
  - PWMA\_SMODMAEN = PWMA\_SMODMAEN\_VALDE;
- 12. Trigger 0 signal is enabled for PWM and ADC synchronization through XBAR peripheral *PWMA\_SM0TCTRL* = *PWMA\_SM0TCTRL\_OUT\_TRIG\_EN\_0*;
- 13. PWM start sequence is performed
  - *PWMA\_MCTRL* = *PWMA\_MCTRL\_CLDOK*;
  - *PWMA\_MCTRL* |= *PWMA\_MCTRL\_LDOK*;
  - *PWMA\_MCTRL* = *PWMA\_MCTRL\_RUN*;

The PWMA SM0 generates a PWM pair of complementary signal with added deadtime. The PWM input clock is IPBCLK 100 MHz.

The PWMA\_REG\_UPDATE structure defined in PMW\_A\_cfg.h file consists of variables where the data for PWM value registers are stored. The variables are defined in the same order as PWM value registers in a flash memory to allow simple linear DMA transfer. The PWM configuration is performed during peripheral initialization calling PWM\_A\_Init function with pointer to the structure as a function parameter.

### **DMA Channel 2 Configuration**

The configuration of DMA channel 2 is performed in DMA2\_Init function in DMA\_cfg.c file which is part of Sources folder in the following order:

- 1. Set Source Address Register to value of the structure address which is passed from input pointer
  - *DMA\_SAR2* = ((*uint32\_t*)(*ptr*)<<1);
- 2. Set Destination Address Register to value of PWMA\_SM0VAL0 register address
  - *DMA\_DAR2* = ((*uint32\_t*)(&*PWMA\_SM0VAL0*)<<1);
- 3. Clear state machine for DMA channel 2
  - $DMA\_REQC \models DMA\_REQC\_CFSM2;$
- 4. Set request source for the channel PWMA SM0 value write request (11). This defines the logical connection between the DMA requesters and the DMA channel 2
  - DMA\_REQC = DMA\_REQC\_DMAC2\_3 | DMA\_REQC\_DMAC2\_1 | DMA\_REQC\_DMAC2\_0;
- 5. Enable peripheral request for the DMA channel



- DMA\_DCR2 = DMA\_DCR2\_ERQ;
- 6. Set size of source and destination data as WORD (16-bit) and increasing source and destination addresses after each DMA transfer
- DMA\_DCR2 = DMA\_DCR2\_SINC | DMA\_DCR2\_DINC | DMA\_DCR2\_SSIZE\_1 | DMA\_DCR2\_DSIZE\_1;
- 7. Enable DMA transfer completed interrupt (vector 34) with priority 1
  - *DMA\_DCR2* = *DMA\_DCR2\_EINT*;
  - INTC\_IPR3 |= INTC\_IPR3\_DMACH2\_1;
- 8. Clear channel status register
  - DMA\_DSR\_BCR2 |= DMA\_DSR\_BCR2\_DONE;
- 9. Set number of bytes to be transferred for 11 16-bit registers it equals 22
  - *DMA\_DSR\_BCR2* |= (*DMA\_DSR\_BCR2\_BCR & 22*);

DMA controller expects a byte address of source and destination address register. The peripheral registers as well as data memory are addressed in terms on 16-bit words. Because of this the SAR and DAR register values are doubled.

#### **Transfer Process**

The DMA request is generated from PWMA SM0 once Reload Flag (RF) is set. This is performed every reload period which corresponds to PWM cycle ( $62.5 \ \mu s$ ) for this example. The request starts DMA transfer of eleven 16-bit variable values stored in PWMA\_REG\_UPDATE structure to PWMA SM0 registers VAL0–5 and FRACVAL1–5. As soon as the transfer is completed, the DONE flag is set and the interrupt service routine (ISR) is invoked.

The DMA2 ISR calls DMA2\_Preset function that performs:

- 1. Read actual values of PWM SM0 VALx and FRACVALx registers
- 2. Change values of some variable in structure just for demonstration purposes to see that modified values are transferred to the PWM submodule registers
- 3. Reset SAR and DAR registers because they contain addresses of last 16-bit variable and PWM register
- 4. Clear status register setting DONE bit
- 5. Set number of byte to be transferred in next cycle—the number is decreased after each byte is transferred to zero

Concurrently with a transfer completion, the RF flag is cleared and LDOK (Load OK) bit is set automatically to allow synchronous update of PWM parameters. At the beginning of next PWM reload cycle, VAL and FRACVAL register values are used by the PWM generator.

The DMA transfer diagram is shown in Figure 5 :





## Figure 5. Time diagram of PWM DMA write request processing

From the diagram it is obvious that the PWM VALx and FRACVALx registers are updated with the delay of one PWM reload period cycle. This can influence time critical applications that require the update in a successive period. Setting LDMOD bit in PWM CTRL register allows immediate register update once LDOK is set. Then the delay is caused only by data transferring (time between RF and LDOK are set).

# 3.2 Reading PWM capture registers using DMA controller

Each PWM submodule contains six capture registers with one-level FIFO (CVAL0 – 5). Each pair of registers is assigned to a PWM pin (CVAL0&1–PWM\_X, CVAL2&3–PWM\_A, CVAL4&5–PWM\_B). It means that during one PWM period maximum six values can be captured, two on each PWM pin.

The PWM module DMA Enable Register contains bit field supporting DMA requests for capture registers reading. Setting CAxDE, CBxDE, or CXxDE allows selection of a Capture FIFO that generates DMA request for reading. If more than one Capture FIFO DMA request is enabled, the bit field FAND (FIFO Watermark AND Control) determines whether selected FIFO Watermarks are OR'ed or AND'ed together. It works only in conjunction with the bit field CAPTDE (Capture DMA Enable Source Select) that selects the read DMA request source:

00—Disable

01-Exceeding a FIFO watermark sets the request (at least one of CxxDE bit must be set)

- 10-A local sync (VAL1 matches counter) sets the request
- 11-A local reload (STS[RF]) sets the request

To have proper data transfer between the PWM capture registers and data memory (variable structure PWMB\_REG\_READ) it is essential to configure dedicated DMA channel.

The application example demonstrates how to read PWM capture registers every PWM period (a local sync signal) using one DMA channel. The basic transfer block diagram is shown in Figure 6.





## Figure 6. Reading PWM capture registers using DMA transfer

#### eFlex PWM B Submodule 0 Configuration

The configuration of PWM B SM0 is performed in PWM\_B\_Init function in PWM\_B\_cfg.c file which is part of Sources folder in the following order:

- Enable clock to GPIO\_G where PWMB\_A0, PWMB\_B0 and PWMB\_X0 signals are terminated
   SIM\_PCE0 |= SIM\_PCE0\_GPIOG;
- 2. Enable PWM peripheral on GPIO\_G pins (pin GPIOG2, GPIOG3 and GPIOG8)
  - *GPIOG\_PER* = (*GPIOG\_PER\_PE\_2* | *GPIOG\_PER\_PE\_3* | *GPIOG\_PER\_PE\_8*);
- 3. Enable clock to PWMB Submodule 0
  - *SIM\_PCE3* |= *SIM\_PCE3\_PWMBCH0;*
- 4. Select full reload cycle for SM0
  - *PWMB\_SMOCTRL* = *PWMB\_SMOCTRL\_FULL*;
- 5. Select local reload signal for SM0
  - *PWMB\_SM0CTRL2* = *PWMB\_SM0CTRL2\_FORCE\_SEL\_1*;
- 6. Output PWM frequency is set to 10 kHz $\rightarrow$ 100 µs = 10 ns (cycle) \* 5000 \* 2
  - *PWMB\_SM0INIT* = -5000;
  - *PWMB\_SM0VAL1* = 4999;
- 7. Deadtime is set to 0 µs
  - *PWMB\_SM0DTCNT0* = 0;
  - *PWMB\_SM0DTCNT1* = 0;
- 8. All PWM faults are disabled for this example application
  - *PWMB\_SM0DISMAP0* = 0;
  - *PWMB\_SM0DISMAP1* = 0;
- 9. Capture mode is set to capture rising edges in even registers (CVAL0,2,4) and falling edges in odd registers (CVAL1,3,5)
  - *PWMB\_SM0CAPTCTRLA* = *PWMB\_SM0CAPTCTRLA\_EDGA0\_0* | *PWMB\_SM0CAPTCTRLA\_EDGA1\_1*;
  - PWMB\_SM0CAPTCTRLB = PWMB\_SM0CAPTCTRLB\_EDGB0\_0 | PWMB\_SM0CAPTCTRLB\_EDGB1\_1 ;
  - PWMB\_SM0CAPTCTRLX |= vPWMB\_SM0CAPTCTRLX\_EDGX0\_0 | PWMB\_SM0CAPTCTRLX\_EDGX1\_1 ;
- 10. Start capturing in free-run mode
  - PWMB\_SM0CAPTCTRLA = PWMB\_SM0CAPTCTRLA\_ARMA;
  - *PWMB\_SMOCAPTCTRLB* |= *PWMB\_SMOCAPTCTRLB\_ARMB*;
  - *PWMB\_SM0CAPTCTRLX* = *PWMB\_SM0CAPTCTRLX\_ARMX*;
- 11. Enable read DMA request on local sync event
  - *PWMB\_SMODMAEN* = *PWMB\_SMODMAEN\_CAPTDE\_1*;
- 12. PWM start sequence is performed
  - *PWMB\_MCTRL* = *PWMB\_MCTRL\_CLDOK*;
  - *PWMB\_MCTRL* = *PWMB\_MCTRL\_LDOK*;
  - *PWMB\_MCTRL* |= *PWMB\_MCTRL\_RUN*;

The PWMB SM0 is configured to capture six edges within a PWM period from PWM input pins A0, B0, X0. The PWM input clock is IPBCLK 100 MHz.



The PWMB\_REG\_READ structure defined in PMW\_B\_cfg.h file consists of variables where captured values from PWM capture registers are stored. The variables are defined in the same order as PWM capture registers in a flash memory to allow simple linear DMA transfer. The PWM configuration is performed during peripheral initialization calling PWM\_B\_Init function with pointer to the structure as a function parameter.

It is not recommended to set both Capture x FIFO DMA Enable bits (CxxDE) and Interrupt Enable INTEN(CxxIE).

#### **DMA Channel 0 Configuration**

The configuration of DMA channel 0 is performed in DMA0\_Init function in DMA\_cfg.c file which is part of Sources folder in the following order:

- Set Source Address Register to value of the structure address which is passed from input pointer

   DMA\_SAR0 = ((uint32\_t)(&PWMB\_SM0CVAL0) <<1);</li>
- Set Destination Address Register to value of PWMA\_SM0VAL0 register address

   DMA\_DAR0 = ((uint32\_t)(ptr) <<1);</li>
- 3. Clear state machine for DMA channel 0
  - a.  $DMA\_REQC \models DMA\_REQC\_CFSM0;$
- 4. Set request source for the channel—PWMB SM0 read request (10). This defines the logical connection between the DMA requesters and the DMA channel 0.

a.  $DMA\_REQC \models DMA\_REQC\_DMAC0\_3 \mid DMA\_REQC\_DMAC0\_0;$ 

- Enable peripheral request for the DMA channel

   DMA\_DCR0 |= DMA\_DCR0\_ERQ;
- 6. Set size of source and destination data as WORD (16-bit) and increasing source and destination addresses after each DMA transfer

a. DMA\_DCR0 = DMA\_DCR0\_SINC | DMA\_DCR0\_DINC | DMA\_DCR0\_SSIZE\_1 | DMA\_DCR0\_DSIZE\_1;

- 7. Enable DMA transfer completed interrupt (vector 36) with priority 1
  - a. *DMA\_DCR0* = *DMA\_DCR0\_EINT*;
    - b. *INTC\_IPR3* = *INTC\_IPR3\_DMACH0\_1*;
- 8. Clear channel status register
  - a. DMA\_DSR\_BCR0 = DMA\_DSR\_BCR0\_DONE;
- 9. Set number of bytes to be transferred—for 12 16-bit registers it equals 24

   a. DMA\_DSR\_BCR0 |= (DMA\_DSR\_BCR0\_BCR & 24);

DMA controller expects a byte address of source and destination address register. The peripheral registers as well as data memory are addressed in terms on 16-bit words. Because of this the SAR and DAR register values are doubled.

#### **Transfer Process**

The DMA request is generated from PWMB SM0 after a local sync signal is set. This is performed every PWM period (100  $\mu$ s) for this example. The request starts DMA transfer of twelve 16-bit values from capture CVALx and cycle CVALCYC registers to the structure PWMB\_REG\_READ. As soon as the transfer is completed, the DONE flag is set and the ISR is invoked.

The DMA0 ISR calls DMA0\_Preset function that performs following:

- 1. Reset SAR and DAR registers because they contain address of last 16-bit variable and PWM register
- 2. Clear status register setting DONE bit
- 3. Set number of byte to be transferred in next cycle—the number is decreased after each byte is transferred to the zero

The DMA controller can clear a capture flag if the CxxDE bit is set in DMAEN register.

The DMA transfer diagram is shown in Figure 7 :





Figure 7. Time diagram of PWM DMA write request processing

# 3.3 Reading ADC cyclic result registers using DMA controller

The ADC consists of two eight-channel input functions, which are two independent sample and hold circuits feeding two separate 12-bit ADCs. The two separate convertors store their results in an accessible buffer.

When the conversion is completed, the result is placed in the Rn data result register. The DMA transfer can be started either setting End of Scan (EOS) bit or Ready (RDY) bit. For simultaneous conversion as it is in the application example, the EOS bit is used for a DMA request. The DMA trigger source can be selected in the CTRL3 register (DMASRC bit).

To have proper data transfer between the ADC result registers and data memory (result array i16ADCresults []) it is essential to configure dedicated DMA channel.

The application example demonstrates how to read ADC result registers every PWM period using DMA transfers. The ADC is synchronized with the PWMA\_SM0 trigger 0 signal using XBAR peripheral (input XBAR\_IN20–PWMA0\_TRIG0, output XBAR\_OUT12 – ADCA\_TRIG). The configuration of PWMA module is described in "eFlex PWM A Submodule 0 Configuration" under the section Writing PWM value registers using DMA controller. The basic transfer block diagram is shown in Figure 8.





# Figure 8. Reading ADC12 result registers using DMA transfer

### **ADC Cyclic Configuration**

The configuration of ADC12 is performed in ADC12\_Init function in ADC12\_cfg.c file which is part of Sources folder in the following order:

- Enable clock to GPIO\_A where analog channels ANAx signals are connected
   SIM\_PCE0 |= SIM\_PCE0\_GPIOA;
- 2. Enable ADC peripheral on GPIO\_A pins (pin GPIOA0-7)
   GPIOA\_PER = 0x00FFU;
- 3. Enable clock to GPIO\_B where analog channels ANBx signals are connected
   SIM\_PCE0 = SIM\_PCE0\_GPIOB;
- 4. Enable ADC peripheral on GPIO\_B pins (pin GPIOB0-7)
   GPIOB\_PER = 0x00FFU;
- 5. Enable clock to ADC12 module
  - *SIM\_PCE2* |= *SIM\_PCE2\_CYCADC*;
- 6. Enable DMA transfer, enable SYNC 0 for synchronization PWM → ADC,
   ADC12\_CTRL1 = 0x9005U;
- 7. Set Simultaneous mode, clock divisor 4 → clock = 20 MHz
   ADC12\_CTRL2 |= ADC12\_CTRL2\_DIV0\_2 | ADC12\_CTRL2\_SIMULT;
- 8. Output PWM frequency is set to 10 kHz  $\rightarrow$  100 µs = 10 ns (cycle) \* 5000 \* 2
  - *PWMB\_SM0INIT* = -5000;
    - *PWMB\_SM0VAL1* = 4999;
- 9. Set channel lists for all ADC inputs
  - *ADC12\_CLIST1 = 0x3210U;*
  - *ADC12\_CLIST2* = 0*x*7654*U*;
  - *ADC12\_CLIST3 = 0xBA98U;*
  - *ADC12\_CLIST4 = 0xFEDCU;*
- 10. Enable all ADC channels
  - *ADC12\_SDIS* = 0x0000U;
- 11. Set power-up delay to 26 clocks as recommended
  - $ADC12\_SDIS = 0x0000U;$
- 12. Set ADCA & ADCB speed control bits to conversion clock frequency <=20 MHz
  - $ADC12_PWR2 = 0x0405U;$
- 13. Sync 0 signal connected via XBAR to PWMA\_SM0 trigger 0 signal
  - *XBARA\_SEL6* = 0x0014U;

The ADC12 is configured to sample all 16 channels—ANA0–7 & ANB0–7 in simultaneous mode after every PWMA\_SM0 period. The synchronization provides Trigger 0 signal which is connected through XBAR to ADC SYNC0 signal.

The i16ADCresults[16] array defined in main.c file is assigned for ADC result register data storing. The ADC configuration is performed during peripheral initialization calling ADC12\_Init.

### **DMA Channel 1 Configuration**



The configuration of DMA channel 1 is performed in DMA1\_Init function in DMA\_cfg.c file which is part of Sources folder in the following order:

- 1. Set Source Address Register to ADC Result register 0
  - *DMA DMA\_SAR1* = ((*uint32\_t*)(&*ADC12\_RSLT0*)<<*1*);
- 2. Set Destination Address Register to value of result array address
  - DMA\_DAR1 = ((uint32\_t)(i16ADCresults)<<1);
- 3. Clear state machine for DMA channel 1
  - DMA\_REQC = DMA\_REQC\_CFSM1;
- 4. Set request source for the channel–ADCA end of scan request (12). This defines the logical connection between the DMA requesters and the DMA channel 1
  - DMA\_REQC = DMA\_REQC\_DMAC1\_3 | DMA\_REQC\_DMAC1\_2;
- 5. Enable peripheral request for the DMA channel
  DMA\_DCR1|= DMA\_DCR0\_ERQ;
- 6. Set size of source and destination data as WORD (16-bit) and increasing source and destination addresses after each DMA transfer
  - DMA\_DCR1 \= DMA\_DCR1\_SINC | DMA\_DCR1\_DINC | DMA\_DCR1\_SSIZE\_1 | DMA\_DCR1\_DSIZE\_1;
- 7. Enable DMA transfer completed interrupt (vector 35) with priority 1
  - DMA\_DCR1 = DMA\_DCR1\_EINT;
  - INTC\_IPR3 \= INTC\_IPR3\_DMACH1\_1;
- 8. Clear channel status register
  - DMA\_DSR\_BCR1 = DMA\_DSR\_BCR1\_DONE;
- 9. Set number of bytes to be transferred-for sixteen 16-bit registers it equals 32
  - *DMA\_DSR\_BCR1* = (*DMA\_DSR\_BCR1\_BCR & 32*);

DMA controller expects a byte address of source and destination address register. The peripheral registers as well as data memory are addressed in terms of 16-bit words. Because of this the SAR and DAR register values are doubled.

#### **Transfer Process**

The DMA request is generated from ADC12 once the end of scan bit is set. This is performed after every PWMA\_SM0 period which is 62.5 µs for this example. The request starts DMA transfer of sixteen 16-bit values from result registers to the structure of the result array. As soon as the transfer is completed, the DONE flag is set and the interrupt service routine ISR is invoked.

The DMA1 ISR performs:

- 1. Reset SAR and DAR registers because they contain addresses of last 16-bit variable and PWM register
- 2. Clear status register setting DONE bit
- 3. Set number of byte to be transferred in next cycle—the number is decreased after each byte is transferred to the zero

The DMA controller can clear an EOS flag after DONE bit is set.

The DMA transfer diagram is shown in Figure 9 :



Application configuration



Figure 9. Time diagram of ADC end of scan DMA read request processing

# 4 Application configuration

The application software supporting the application note is developed using Freescale's CodeWarrior 10.2. The debug interface can be selected among USB-TAP, Universal Multilink, and OpenSource JTAG.

The TWR-56F8400 board is used as a hardware platform. Analog signals as well as input digital signals for edge capturing can be connected through on-board headers.

The application code is supported by a FreeMASTER control page showing application variables separated into three sections PWMA, PWMB, and ADC.

# 5 Definitions and acronyms

Definitions and acronyms used in this application note are defined below:

### Table 1. Definitions and acronyms used

eFlex	enhanced Flexible
DMA	Direct Memory Access
GPIO	General Port Input Output
ADC	Analog-to-Digital Converter
XBAR	Cross-Bar Switch
PWM	Pulse-Width Modulation

Table continues on the next page ...



ISR	Interrupt Service Routine
DSC	Digital Signal Controller
EOS	End of Scan
FIFO	First In First Out
SMPS	Switch Mode Power Supply

# Table 1. Definitions and acronyms used (continued)



#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductors products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claims alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-complaint and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

 $\label{eq:FreescaleTM} Freescale TM and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.$ 

© 2012 Freescale Semiconductor, Inc.



Document Number: AN4598 Rev. 0, 10/2012