

Application Note

Integrating a Processor Expert Driver (LDD) into a Non-Processor Expert Project

by: Chris Brown

1 Introduction: Integrating a Processor Expert driver into a project

There are many reasons for adding a single Processor Expert (PEx) driver into an application.

- Lack of time to develop drivers for the product.
- Complications involved in the module which requires drivers
- Future plans to integrate an operating system into the application

Whatever the reason for adding drivers to a project, integrating PEx drivers into an application, that is not a dedicated PEx project, can be a non-trivial task.

This application note discusses the process and techniques for integrating a single Processor Expert driver into a "baremetal" project. An example of such integration is also included for reference. The example application was built and tested using IAR 6.50.6 Embedded Workbench and targets TWR-K60N512 tower board. The PEx driver files were created using Processor Expert Driver Suite v10.0.2.

Contents

1	Introduction: Integrating a Processor Expert driver into a project		
2	Proce	essor Expert basics	2
	2.1	CPU components	2
	2.2	Embedded components	2
3	Proce	essor Expert files	2
4	General procedure for integrating a Processor Expert driver into your project		
5	Exam	ple driver integration	4
6	Conc	lusion	26
7	Refer	rences	26
8	Revis	sion history	27





2 Processor Expert basics

Before discussing how to integrate a PEx driver into an application, the users must first have a basic understanding of Processor Expert and the files it generates. Processor Expert is a development system to create, configure, optimize, migrate, and deliver software components which can generate source code for Freescale silicon. Users interact with a graphical interface to configure the desired components for their project. Processor Expert is available as part of the CodeWarrior tool suite or as an Eclipse-based plug-in feature for installation into an independent Eclipse environment.

With any Processor Expert project, there are essentially two different types of components to will deal with: CPU components and embedded components. These two components are examined in the following subsections.

2.1 CPU components

CPU components specify the device which the project targets such as MKL25Z128VLK4, MK60N512VMD100, and MK40X256VMD100. There can be only one active CPU component in a project. Within the CPU component, the user configures the core oscillator, internal oscillators, interrupt settings, watchdog settings, power mode settings, and other global settings that the project may require. MCU modules associated with the CPU component are as follows:

- Multipurpose Clock Generator (MCG)
- System Integration Module (SIM)
- Power Management Controller (PMC)
- Oscillator (OSC)
- Low-Leakage Wake-Up Unit (LLWU)
- Watchdog (WDOG) (if applicable)

NOTE

This is not an all inclusive list. Some pins or other peripherals may be configured through the code generated by the CPU component.

2.2 Embedded components

Embedded Components comprise all of the MCU modules that are not configured by the CPU component. In general, only the peripheral modules are included in this category. There are three different types of embedded components:

- · High/low level components
- Logical Device Driver (LDD) components
- Peripheral Initialization components

This application note examines the integration of the LDD component into a project as this component is more powerful than the peripheral initialization component and the building block of the high/low level components.

3 Processor Expert files

As discussed in Processor Expert basics, Processor Expert generates the files necessary to create an application. Therefore, it is necessary to understand the files generated and their specific function, before knowing which files are necessary or unnecessary to include in a project. This table presents the contents of each of the files generated by Processor Expert.



General procedure for integrating a Processor Expert driver into your project

File	Contents
CPU.c	Contains standard functions that configure the CPU such as memory, MCG, SIM
CPU.h	Contains definitions, structure declarations, and function declarations required by CPU.c.
IO_Map.h	Device-specific header file that defines registers and bitmasks
PE_Const.h	Defines masks for causes of reset and low-voltage detect
PE_Error.h	Defines PE-specific error masks
PE_LDD.c	Contains LDD-specific structure declarations and general functions that LDDs may require.
PE_Types.h	Defines standard types and macros common to LDDs
Vectors.c	Defines the reset and interrupt vectors
*_PDD.c	"Physical Device Driver" that contains module-specific definitions required by the LDDs

Table 1. Processor Expert file descriptions

4 General procedure for integrating a Processor Expert driver into your project

The following steps provide a general procedure for integrating a PEx Logical Device Driver into your project. It is important to remember that every driver may not integrate exactly the same way into every project.

NOTE

The following instructions assume the user has a basic knowledge of PEx. A more detailed example is included for user convenience and for those that are new to Processor Expert.

- 1. Create a Processor Expert project.
 - Be sure to select the appropriate device when creating the project.
 - It is recommended to save the PEx project in the same folder as the tool chain project (or the folder where you plan to save the tool chain project) with a descriptive name.
- 2. Configure the PEx project.
 - Add the desired component to the project and configure it as desired.
 - As a general rule, the clock configurations should be set up exactly as they would be in your application. This is required only if the driver being created depends on the clock configurations of the part, such as a timer or a communications module.
- 3. Generate the code.
 - When generating the code, do not use the automated scripts. These scripts are useful when creating a full Processor Expert project, but can make things complicated when trying to use just one driver.
- 4. Add the generated code to the bare-metal project.
 - The following files will be required when integrating the newly created PEx driver:
 - Events.c
 - Events.h
 - PE_LDD.c
 - PE_LDD.h
 - PE_Types.h

- <Component Name>.c
- <Component Name>.h
- The associated Physical Device Driver (PDD) header file will also need to be included in the project. For example, if an ADC LDD was added to the project, the compiler tool that you using must be able to locate the file ADC_PDD.h.

NOTE

The PDD files are with your PEx build, located at <PEx Root Dir>\eclipse \ProcessorExpert\lib\Kinetis\pdd\inc.

- 5. Modify the driver files that have been added to the project.
 - In general, include files should be included through one common include file as much as possible. This avoids duplicated definitions of variables and constants.
 - Each driver file may be slightly different. So the required include files may change slightly for each driver.
 - None of the files added to the project will need to include Cpu.h, PE_Types.h, IO_Map.h, or PE_Const.h. These files are either not needed or the information they contain should already be included in the project.
 - All the functions in PE_LDD.c should all be removed except for the LDD_DeviceData definition (the driver functions will need this definition).
 - It may be necessary to add some definitions from some of the aforementioned files to the common files. These may differ from driver to driver.

5 Example driver integration

Now consider the example of adding an I2C LDD to an example from the Kinetis K60 sample code (KINETIS512_SC.zip package). For this example, a custom project has been created (named PEx_Drv_Int_Training) which is based on the Hello World project from the KINETIS512_SC code package. This project already includes code specific to using the I2C_LDD for convenience.

- 1. Create the Processor Expert project.
 - a. Choose Start > All Programs > Freescale Processor Expert > PExDrv v10.2 >eclipse, to open Processor Expert 10.2.
 - b. Select an empty folder for your workspace.
 - c. Choose File > New > Processor Expert Project.

	C/C++ - Processor Expert Software								
File	Edit Source	Refactor	Navigate	Search	Run	Project	Processor Expert	Window	Help
	New		Alt	-Shift+N ►	0	Embed	ded Component Pro	oject	
	Open File					Process	sor Expert Project		
	Close			Ctrl+W	1	Process	sor Expert MQX-Lite	Project	
	Close All		Ctrl+	Shift+W	C++	Makefil	le Project with Existi	ng Code	
	Save			Ctrl+S	Ctrl+S C++ Project				
	Save As				C	C Proje	ect		
8.6.5					=Q	Droject			

Figure 1. New Processor Expert project creation

d. Deselect the "Use default location" option and set the Location and Project name as shown in the following figure (your PEx project should be stored in ..\build\iar\PEx_Drv_Int_Training\PE):

Example driver integration

New Process	or Expert Project	
Create a Proc	essor Expert Project	
Choose the lo	cation for the new project	
Project name:	PEx Dry Int Training	
Use defau	It location	
Location: C:	\PEx_Drv_Int_Start\build\iar\PEx_Drv_Int_Training\PE	Browse
Cho	oose file s <u>v</u> stem: default 🔻	
(?)	< Back Next > Ein	ish Cancel
<u> </u>		

Figure 2. Storing Processor Expert project

e. Select the appropriate device in the PE device selection dialog, as shown in the following figure.

NP

__xample driver integration

New Processor Expert Project	
Devices	
Select the derivative you would like to use	
Processor to be used:	
type filter text	
 ▷ ColdFire Kinetis ▷ MK10 ▷ MK30 ▷ MK40 ▷ MK50 ■ MK60 ■ MK60 ■ MK60 ■ MK60DN256Zxxx10 ■ MK60DN512Zxxx10 ■ MK60DN512xxx10 ■ MK60DX256Zxxx10 ■ MK60DX256Zxxx10 ■ MK60DX12Xxx10 ■ MK60DX12Xxx10 ■ MK60F (120MHz, 150MHz) ▷ MK60F (120MHz, 150MHz) ▷ MK61F (120MHz, 150MHz) ▷ MK70 ▷ Kinetis L 	
< <u>Back</u> <u>N</u> ext > <u>Finish</u>	Cancel

Figure 3. PEx device selection dialog

- f. In the PE tool selection dialog:
 - For "Start with perspective designed for" select the "Use current perspective" option.

New Processor Expert Project	
apid Application Development	
Processor Expert	
Start with perspective designed for	
O Hardware configuration (pin muxing and device initialization)	
Our current perspective	
Initialize all peripherals	
Use current perspective and show Processor Expert views.	
Use current perspective and show Processor Expert views.	
Use current perspective and show Processor Expert views.	
se current perspective and show Processor Expert views.	
Use current perspective and show Processor Expert views.	
Use current perspective and show Processor Expert views.	
Use current perspective and show Processor Expert views.	

Figure 4. PEx tool selection dialog

g. Select IAR ARM C Compiler for the Target compiler in the PE tool chain selection dialog, as shown in the following figure.

NP

Example driver integration

New Processor Expert Project	
Processor Expert Target Compiler	
Target compiler	
Target compiler	
CodeWarrior ARM C Compiler	
IAR ARM C Compiler	
Keil ARM C/C++ Compiler	
	Cancel

Figure 5. Tool chain selection dialog

- h. Click Finish.
- Configure PEx Project to the same clock configurations the application will use. The desired clock configuration for this application is: core frequency of 96 MHz, bus frequency of 48 MHz, and flash clock frequency of 24 MHz using a 50 MHz external clock.
 - a. Select the Expert visibility tab in PEx.

essor E <u>x</u> pert <u>W</u> indow <u>H</u> elp	
· @ • 🎄 • 🜔 • 💁 • 🔔 Ø	• 🗉 🖬 🖢 • 🖗 +
- Cpu 🕱	Basic Advanced Expert 🖿
vents Build options Resources	

Figure 6. Setting Expert visibility in PEx

b. In the Component Inspector - Cpu window, select the Properties tab and enable the system oscillator and its settings.



📎 Component Inspector - Cpu 🛛	
Properties Methods Events Build options	Resources
Name	Value
Component name	Сри
CPU type	MK60DN512VLQ10
Clock settings	
▲ Internal oscillator	
Slow internal reference clock [kHz]	32.768
> Initialize slow trim value	no
Fast internal reference clock [MHz]	4.0
Initialize fast trim value	no
RTC oscillator	Disabled
✓ System oscillator 0	Enabled
▲ Clock source	External reference clock
Clock input pin	
Pin name	EXTAL0/PTA18/FTM0_FLT2/FTM
Pin signal	
Clock frequency [MHz]	50.0

Figure 7. CPU component oscillator configuration section

c. For MCG settings, select PEE mode as the MCG mode, and configure the PLL settings as shown in this figure.

NP

__xample driver integration

Properties Methods Events Build options Res	ources	
Name	Value	
Initialize fast trim value	no	
RTC oscillator	Disabled	
▲ System oscillator 0	Enabled	
▲ Clock source	External reference clock	
▲ Clock input pin		
Pin name	EXTAL0/PTA18/FTM0_FLT2/FTM	
Pin signal		
Clock frequency [MHz]	50.0	
Clock source settings	1	
Clock source setting 0		
Internal reference clock		
External reference clock		
MCG settings		
MCG mode	PEE	
MCG output clock	PLL clock	
MCG output [MHz]	96.0	
MCG external ref. clock source	System oscillator 0	
MCG external ref. clock [MHz]	50.0	
Clock monitor	Disabled	
FLL settings		
⊿ PLL 0 settings	S 494 (2019)	
PLL module	Enabled	
PLL module in Stop	Disabled	
PLL output [MHz]	96.0	
Reference clock divider	Auto select	
PLL reference clock [MHz]	2.0	
Multiplication factor	Auto select	
Loss of lock interrupt	Disabled	

Figure 8. MCG settings in CPU component oscillator configuration section

d. Configure the System clocks in the clock configuration as shown in this figure.

	_	

Name Value Component name Cpu CPU type MK60DNS12VLQ10 ▶ Clock settings minimal priority Watchdog disable yes > Internal peripherals	Desmanting Mathematel Durild a	
Name Value Component name Cpu CPU type MK60DN512VLQ10 Initialization priority minimal priority Watchdog disable yes Initialization priority winimal priority Watchdog disable yes Internal peripherals	Properties Methods Events Build o	ptions Resources
Component name Cpu CPU type MK60DN512VLQ10 ▶ Clock settings minimal priority Initialization priority minimal priority Watchdog disable yes ▶ Internal peripherals	Name	Value
CPU type MK60DN512VLQ10 ▶ Clock settings minimal priority Initialization priority minimal priority Watchdog disable yes ▶ Internal peripherals	Component name	Сри
▶ Clock settings minimal priority Initialization priority minimal priority Watchdog disable yes ▶ Internal peripherals	CPU type	MK60DN512VLQ10
Initialization priority minimal priority Watchdog disable yes ▶ Internal peripherals	Clock settings	
Watchdog disable yes ▶ Internal peripherals	Initialization priority	minimal priority
▶ Internal peripherals ▶ CPU interrupts/resets ▶ External Bus ▶ Low power mode settings ▲ Clock configurations ▲ Clock configuration 0 ▶ Very low power mode Disabled ▲ Clock source setting Configuration 0 ▶ Very low power mode ▲ Clock source setting configuration 0 MCG mode PEE MCG output [MHz] 96.0 MCG GIRCLK clock [MHz] 0.032768 OSCERCLK clock [MHz] 0.322768 OSCERCLK clock [MHz] 0 MCGFFCLK [kHz] 24.4140625 ▲ System clocks Core clock prescaler Auto select Gore clock prescaler Auto select Bus clock prescaler Auto select Bus clock prescaler Auto select External bus clock 48.0 External clock prescaler Auto select External bus clock 48.0 Flash clock	Watchdog disable	yes
▶ CPU interrupts/resets Disabled ▶ External Bus Disabled ▲ Clock configurations 1 ▲ Clock configuration 0 ▶ Very low power mode Disabled ▲ Clock source setting configuration 0 ▲ Clock source setting configuration 0 ▲ MCG mode PEE MCG output [MHz] 96.0 ▲ MCG GIRCLK clock [MHz] 0.032768 ○ SCERCLK clock [MHz] 0 ▲ OSCERCLK clock [MHz] 0 ▲ System clocks 0 ▲ Core clock prescaler Auto select ▲ System clocks 96.0 ■ Bus clock prescaler Auto select ■ External bus clock 48.0 ■ Flash clock prescaler Auto select ■ Flash clock prescaler	Internal peripherals	
▶ External Bus Disabled ▶ Low power mode settings 1 ▲ Clock configuration 0 Disabled ▶ Very low power mode Disabled ▲ Clock source setting configuration 0 ▲ Clock source setting configuration 0 ▲ MCG mode PEE MCG output [MHz] 96.0 ▲ MCGGIRCLK clock [MHz] 0.032768 ○ SCERCLK clock [MHz] 0 ▲ OSCERCLK clock [MHz] 0 ▲ OSCERCLK clock [KHz] 0 ▲ System clocks 0 ▲ System clocks 0 ▲ Core clock prescaler Auto select ④ Bus clock prescaler Auto select ④ Bus clock prescaler Auto select ④ Bus clock prescaler Auto select ④ External clock prescaler Auto select ④ External clock prescaler Auto select ● External clock prescaler Auto select ● Flash clock 48.0 ● Flash clock prescaler Auto select ● Flash clock prescaler Auto select ● Flash clock prescaler Auto select ● Flash clock prescaler	> CPU interrupts/resets	
▶ Low power mode settings 1 ▲ Clock configuration 0 Disabled ▶ Very low power mode Disabled ▲ Clock source setting configuration 0 MCG mode PEE MCG output [MHz] 96.0 MCGIRCLK clock [MHz] 0.032768 OSCERCLK clock [MHz] 0.032768 OSCERCLK clock [MHz] 0 MCGFFCLK [kHz] 24.4140625 ▲ System clocks 1 ▲ System clock 1 ▲ System clock 1 <td>External Bus</td> <td>Disabled</td>	External Bus	Disabled
▲ Clock configuration 0I↓ Very low power modeDisabled▲ Clock source settingconfiguration 0MCG modePEEMCG output [MHz]96.0MCGIRCLK clock [MHz]0.032768OSCERCLK clock [MHz]0OSCERCLK clock [MHz]0MCGFFCLK [kHz]0MCGFFCLK [kHz]24.4140625MCGre clock prescalerAuto selectCore clock prescalerAuto selectBus clock prescalerAuto selectBus clock prescalerAuto selectBus clock prescalerAuto selectExternal clock prescalerAuto selectFlash clock selectionPLL clockF	b Low power mode settings	
Image: Clock configuration 0 Disabled Image: Very low power mode Disabled Image: Clock source setting configuration 0 Image: MCG mode PEE Image: MCG output [MHz] 96.0 Image: MCGIRCLK clock [MHz] 0.032768 Image: MCGIRCLK clock [MHz] 50 Image: OSCERCLK clock [MHz] 50 Image: OSCERCLK clock [MHz] 0 Image: OSCERCLK clock prescaler Auto select Image: OSCERCLK prescaler	Clock configurations	1
Very low power modeDisabled✓ Clock source settingconfiguration 0MCG modePEEMCG output [MHz]96.0MCGIRCLK clock [MHz]0.032768✓ OSCERCLK clock [MHz]50✓ SCERCLK clock [MHz]0✓ BRCLK32K. clock [kHz]0✓ Core FCLK [kHz]24.4140625✓ System clocks✓ Core clock prescalerAuto select✓ Bus clock prescalerAuto selectØsstemal bus clock24.0Øsstemal bus clock prescalerAuto selectØsstemal bus clock prescal	▲ Clock configuration 0	
Image: Cook source setting configuration 0 MCG mode PEE MCG output [MHz] 96.0 MCGIRCLK clock [MHz] 0.032768 OSCERCLK clock [MHz] 50 ERCLK32K. clock [MHz] 0 MCGFFCLK [kHz] 0 MCGFFCLK [kHz] 24.4140625 MCGFFCLK [kHz] 24.4140625 MCGFFCLK [kHz] 24.4140625 MCGre clock prescaler Auto select Core clock prescaler Auto select Goud bus clock prescaler Auto select Bus clock prescaler Auto select Bus clock prescaler Auto select External clock prescaler Auto select Flash clock frequency [MHz]	Very low power mode	Disabled
MCG modePEEMCG output [MHz]96.0MCGIRCLK clock [MHz]0.032768OSCERCLK clock [MHz]50ERCLK32K. clock [kHz]0MCGFFCLK [kHz]24.4140625MCGFFCLK [kHz]24.4140625System clocks4uto selectCore clock prescalerAuto selectBus clock prescalerAuto selectFlash clock selectionPLL clockClock frequency [MHz]96.0	Clock source setting	configuration 0
MCG output [MHz] 96.0 MCGIRCLK clock [MHz] 0.032768 OSCERCLK clock [MHz] 50 ERCLK32K. clock [MHz] 0 MCGFFCLK [kHz] 24.4140625 MCGFFCLK [kHz] 24.4140625 MCGFFCLK [kHz] 24.4140625 Core clock prescaler Auto select Core clock prescaler Auto select Bus clock prescaler Auto select Bus clock prescaler Auto select Bus clock prescaler Auto select External clock prescaler Auto select Flash clock prescaler Auto select Flas	MCG mode	PEE
MCGIRCLK clock [MHz] 0.032768 OSCERCLK clock [MHz] 50 ERCLK32K. clock [kHz] 0 MCGFFCLK [kHz] 24.4140625 MCGFFCLK [kHz] 24.4140625 Core clock prescaler Auto select Core clock prescaler Auto select Core clock prescaler Auto select Bus clock prescaler Auto select Bus clock prescaler Auto select External clock prescaler Auto select External clock prescaler Auto select Flash clock prescaler Auto select Clock frequency [MHz] 96.0 <td>MCG output [MHz]</td> <td>96.0</td>	MCG output [MHz]	96.0
OSCERCLK clock [MHz] 50 ERCLK32K. clock [kHz] 0 MCGFFCLK [kHz] 24.4140625 System clocks 24.4140625 Core clock prescaler Auto select Core clock prescaler Auto select Bus clock prescaler Auto select Bus clock prescaler Auto select External clock prescaler Auto select External clock prescaler Auto select External bus clock 48.0 Flash clock prescaler Auto select Clock frequency [MHz] 96.0	MCGIRCLK clock [MHz]	0.032768
ERCLK32K. clock [kHz] 0 MCGFFCLK [kHz] 24.4140625 ✓ System clocks 24.4140625 Core clock prescaler Auto select Core clock prescaler 96.0 Bus clock prescaler Auto select Bus clock prescaler Auto select Bus clock prescaler Auto select External clock prescaler Auto select External bus clock 48.0 Flash clock prescaler Auto select Flash clock prescaler PLL clock A PLL/FLL clock selection PLL clock Clock frequency [MHz] 96.0	OSCERCLK clock [MHz]	50
MCGFFCLK [kHz] 24.4140625 Image: A system clocks Image: Auto select Core clock prescaler Auto select Core clock prescaler Auto select Bus clock prescaler Auto select Bus clock prescaler Auto select External clock prescaler Auto select External bus clock 48.0 Flash clock prescaler Auto select Clock frequency [MHz] 96.0	ERCLK32K. clock [kHz]	0
▲ System clocksAuto selectCore clock prescalerAuto selectCore clock96.0Bus clock prescalerAuto selectBus clock prescalerAuto selectExternal clock prescalerAuto selectExternal bus clock48.0External bus clock48.0Flash clock prescalerAuto selectFlash clock prescalerAuto selectFlash clock prescalerAuto selectClock frequency [MHz]96.0	MCGFFCLK [kHz]	24.4140625
Core clock prescalerAuto selectCore clock96.0Bus clock prescalerAuto selectBus clock prescaler48.0External clock prescalerAuto selectExternal bus clock48.0Flash clock prescalerAuto selectFlash clock prescalerAuto selectFlash clock prescalerAuto selectFlash clock prescalerAuto selectClock frequency [MHz]96.0	⊿ System clocks	
Core clock 96.0 Bus clock prescaler Auto select Bus clock 48.0 External clock prescaler Auto select External bus clock 48.0 Flash clock prescaler Auto select Clock frequency [MHz] 96.0	Core clock prescaler	Auto select
Bus clock prescaler Auto select Bus clock 48.0 External clock prescaler Auto select External bus clock 48.0 Flash clock prescaler Auto select Flash clock prescaler Auto select Flash clock prescaler Auto select Clock frequency [MHz] 96.0	Core clock	96.0
Bus clock 48.0 External clock prescaler Auto select External bus clock 48.0 Flash clock prescaler Auto select Flash clock selection 24.0 PLL/FLL clock selection PLL clock Clock frequency [MHz] 96.0	Bus clock prescaler	Auto select
External clock prescaler Auto select External bus clock 48.0 Flash clock prescaler Auto select Flash clock 24.0 Image: PLL/FLL clock selection PLL clock Clock frequency [MHz] 96.0	Bus clock	48.0
External bus clock 48.0 Flash clock prescaler Auto select Flash clock 24.0 Image: PLL/FLL clock selection PLL clock Clock frequency [MHz] 96.0	External clock prescaler	Auto select
Flash clock prescaler Auto select Flash clock 24.0 PLL/FLL clock selection PLL clock Clock frequency [MHz] 96.0	External bus clock	48.0
Flash clock 24.0 Image: PLL/FLL clock selection PLL clock Clock frequency [MHz] 96.0	Flash clock prescaler	Auto select
▲ PLL/FLL clock selection PLL clock Clock frequency [MHz] 96.0	Flash clock	24.0
Clock frequency [MHz] 96.0	⊿ PLL/FLL clock selection	PLL clock
	Clock frequency [MH	[z] 96.0

Figure 9. CPU component system clocks configuration

3. Add the I2C_LDD component to the project.

a. Right-click the I2C_LDD component and select Add to Project.



⊑xample driver integration

1 1 1 × 17 •	*> 🔶	• 🗇 •		11 Ra (C/C++		
🗄 Outline 🛞 M	ake Targ	et 🗐 Task Lis	S Compor	nents Library	X		
					2	7	
Categories Alpha	betical	Assistant Pro	cessors				
Component	Co						
ADC 💽	High						
ADC_LDD	Logi						
😫 AnalogCo	Logi						
AsynchroS	High						
08 Bareboard	Oper						
BitIO	High						Ε
🗐 BitIO_LDD	Logi						
BitsIO	High						
😰 BitsIO_LDE	Logi						
CAN_LDD	Logi						
I CMT_LDD	Logi						
ConsoleIO	High						-
CRC_LDD	Logi						
DAC_LDD	Logi						
🗗 DMA_LDD	Logi						
DMATrans	Logi						
<mark> </mark> 문thernet_L	Logi						
🛞 ExtInt	High						
ExtInt_LDD	Logi						
B FLASH_LD	Logi						
FreescaleA	Low						
CPIO_LDD	L. j.						
館 I2C_LDD	1						
😗 Init_ADC	Add	to project					
B Lingan	the Ada	la projekt viti	Missed				
Init_CMT	Evo	and all					
Init_CRC	c.p						
Init_DAC	Coll	lapse all					
Init_eDM	Refr	resh		F5			
Init_ENE	🗙 Dele	ete		Delete			-
							-

Figure 10. PEx Component insertion

4. Configure the I2C component.

a. For this application note, the I2C component should be configured as shown in the following figure.



Example driver integration

S Con	nponent Inspector - K60_I2C 🛛		Bas
Propert	ties Methods Events		
Name		Value	Details
	Component name	K60_I2C	
	I2C channel	12C0	12C0
4	Interrupt service	Enabled	
	Interrupt	INT_I2C0	INT_I2C0
	Interrupt priority	medium priority	8
4	Settings		
	Mode selection	MASTER	
4	MASTER mode	Enabled	
	Initialization		
	Address mode	7-bit addressing	
	Target slave address init	4C H	
\triangleright	SLAVE mode	Disabled	
4	Pins		
	人 SDA pin	PTD9/I2C0_SDA/UART5_TX/FB_A17	PTD9/I2C0_SDA/UART5_TX/FB_A17
	SDA pin signal	SDA	
	▲ SCL pin	PTD8/I2C0_SCL/UART5_RX/FB_A16	PTD8/I2C0_SCL/UART5_RX/FB_A16
	SCL pin signal	SCL	
	High drive select	Disabled	
	Input Glitch filter	0 D	
	Internal frequency (multiplier factor)	48 MHz	48 MHz
	Bits 0-2 of Frequency divider register	000	
	Bits 3-5 of Frequency divider register	110	
	SCL frequency	75 kHz	Clock conf. 0: 75 kHz
	SDA Hold	1.354 us	Clock conf. 0: 1.354 us
	SCL start Hold	6.625 us	Clock conf. 0: 6.625 us
	SCL stop Hold	6.687 us	Clock conf. 0: 6.687 us
⊳	Control acknowledge bit	Disabled	
⊳	Low timeout	Disabled	
4	Initialization		
	Enabled in init code	yes	
	Auto initialization	no	
⊳	Event mask		
4	CPU clock/configuration selection		
	Clock configuration 0	This component enabled	This component is enabled

Figure 11. I2C component configuration

b. Also remember to enable the "Enable" and "Disable" methods for this component.

Example driver integration

📎 Component Inspector - K60_12C 🛛

Basic Advanced Expert

Properties Methods Events			
Name	Value	Details	
Init	generate code		
Deinit	don't generate code		
Enable	generate code		
Disable	generate code		
SetEventMask	don't generate code		
GetEventMask	don't generate code		
MasterSendBlock	generate code		
MasterGetBlockSentStatus	don't generate code		
MasterGetSentDataNum	don't generate code		
MasterReceiveBlock	generate code		
MasterGetBlockReceivedStatus	don't generate code		
MasterGetReceivedDataNum	don't generate code		

Figure 12. I2C component methods

- 5. Generate the code.
 - a. Now, generate the code by clicking the Generate Code button on the right-side corner of the Components window, (as shown in the following figure), or choose Project > Generate Processor Expert Code.



Figure 13. Code generation button

- 6. Open the PEx_Drv_Int_Training workspace located at ...build\iar\PEx_Drv_Int_Training.
- 7. Select the PEx_Drv_Int_Training_k60_tower_project and select the Flash_256KB_PFLASH target.

🔏 PEx_Drv_Int_Training - IAR Embed	dded	Work
<u>File Edit View Project Tools</u>	Wir	ndow
🗅 🛩 🖬 🞒 🎒 👗 🖻 🛍	K ,	Cal
Workspace		×
FLASH_256KB_PFLASH		-]
Files	23	27
□	~	
🛏 🗀 common		*
		*
ー닏 🗀 drivers		
⊞ adc16		*
🗕 🗖 enet		*
-+++ 🗀 lptmr		*
-⊞ <mark>□</mark> mcg		
-⊞ [□ pmc		*
⊢⊞ 🗀 ıtc		•
-⊞ <mark>□</mark> uart		*
V D Wdog		
K6U_tower.n		
		*
PEx Dry Int Training k60 tower		

Figure 14. Project selection IAR IDE

- 8. Add the generated code to the Project.
 - a. Right-click the drivers folder and choose Add > Add Group.



Workspace				×		
FLASH_256KB_F	FLASH			-		
Files	v_Int_Tr on	\$ \$	₿			
	Options				- 1	
-⊞ <mark>□</mark> p -⊞ <mark>□</mark> p -⊞ <u>□</u> C	<u>M</u> ake <u>Compile</u> Re <u>b</u> uild All C <u>l</u> ean <u>S</u> top Build					
	Add				•	Add <u>F</u> iles
	Remo <u>v</u> e <u>R</u> ename					Add <u>G</u> roup
	Version Con	trol S	Syste	m	+	
	Open Conta File <u>P</u> roperti	iining es	g Fol	der		

Figure 15. Add group selection in IAR

b. Name the group appropriately.

Add Group - drivers	—
Group name:	ОК
IZQ	Cancel

Figure 16. Add group dialog box in IAR

c. Right-click the folder you just created and choose Add > Add Files.



Workspace			×				
FLASH_256KB_PFLAS	SH		•				
Files		22	13. 10.				
	nt_Training_k6	~					
	Options Make Compile Rebuild All Clean Stop Build						
L-⊞ Cutpu	Add			•		Add <u>F</u> iles	
	Remo <u>v</u> e <u>R</u> ename				,	Add <u>G</u> roup	
	Version Control Sys	stem		•			
	Open Containing F File <u>P</u> roperties	olde	r				

Figure 17. Adding files in IAR

d. Point IAR to the driver files that were generated (K60_I2C.c and K60_I2C.h) located at ...build\iar \PEx_Drv_Int_Training\PE\Generated_Code.



🔀 Add Files - i2c					×	
G v wild v	Image: Search Generated_Code Image: Search Generated_Code Image: Search Generated_Code Image: Search Generated_Code					
Organize 🔻 New folder 🔠 💌 🛄 🔞						
🔶 Favorites	Name	Date modified	Туре	Size		
Nesktop	Cpu.c	10/9/2012 4:54 PM	C File	13 KB		
🗼 Downloads	Cpu.h	10/9/2012 4:54 PM	H File	8 KB		
🖳 Recent Places	📄 IO_Map.h	10/9/2012 3:50 PM	H File	882 KB		
	K60_12C.c	10/12/2012 12:06	C File	42 KB		
🥞 Libraries	K60_12C.h	10/10/2012 5:18 PM	H File	20 KB		
Documents	PE_Const.h	10/9/2012 3:50 PM	H File	3 KB		
J Music	PE_Error.h	10/9/2012 3:50 PM	H File	5 KB		
Pictures	PE_LDD.c	10/17/2012 2:36 PM	C File	2 KB		
Subversion	PE_LDD.h	10/10/2012 5:12 PM	H File	133 KB		
Videos	PE_Types.h	10/10/2012 4:40 PM	H File	4 KB		
	Vectors.c	10/9/2012 4:54 PM	C File	16 KB		
🖳 Computer						
🗭 Primary (C:)						
🚗 Removable Disk I						
📱 CS-SatellitePerso						
📄 My Web Sites on 👻						
2 items selected Date modified: 10/10/2012 5:18 PM - 10 Date created: 7/1/2013 10:36 AM Size: 60.4 KB						
File <u>n</u> a	ame: "K60_I2C.h" "K60_I2C.c"		✓ Source Files (*.c;*.cpp;*.cc;*.h;*	•	
			<u>O</u> pen	Cancel	.	

Figure 18. Add Files dialog in IAR

e. Right-click the project folder and choose Add > Add Files.



Workspace		×		
FLASH_256KB_PFLASH		-		
Files	raini ✓			
Coutput	Options Make Compile Rebuild All Clean Stop Build			
	Add		•	Add Files
	Remove Rename Version Contro Open Containin	l System ng Folder	•	Add Group
	File Properties Set as Active	•		
			_	

Figure 19. Adding files to the Project group in IAR f. Point IAR to the generated code folder and select PE_LDD.c and PE_LDD.h.



__xample driver integration

🔀 Add Files - project					×
Organize 🔻 New folder				H -	0
🔶 Favorites	Name	Date modified	Type	Size	
Nesktop	Cpu.c	10/9/2012 4:54 PM	C File	13 KB	
🗼 Downloads	Cpu.h	10/9/2012 4:54 PM	H File	8 KB	
🔚 Recent Places	IO_Map.h	10/9/2012 3:50 PM	H File	882 KB	
	K60_12C.c	10/11/2012 3:09 PM	C File	42 KB	
词 Libraries	K60_12C.h	10/10/2012 5:18 PM	H File	20 KB	
Documents	PE_Const.h	10/9/2012 3:50 PM	H File	3 KB	
J Music	PE_Error.h	10/9/2012 3:50 PM	H File	5 KB	
Pictures	PE_LDD.c	10/10/2012 5:36 PM	C File	4 KB	
Subversion	PE_LDD.h	10/10/2012 5:12 PM	H File	133 KB	
Videos	PE_Types.h	10/10/2012 4:40 PM	H File	4 KB	
	Vectors.c	10/9/2012 4:54 PM	C File	16 KB	
🖳 Computer					
🗭 Primary (C:)					
🚗 Removable Disk I					
CS-SatellitePerso					
📄 My Web Sites on 👻					
2 items selected Date modified: 10/10/2012 5:12 PM Date created: 10/12/2012 11:10 AM Size: 135 KB					
File <u>n</u> ar	me: "PE_LDD.h" "PE_LDD.c"		- Source	Files (*.c;*.cpp;*.cc;*.h;*	•
				pen Cancel	

Figure 20. Add files dialog in IAR - PE_LDD files

- g. Repeat steps "e" and "f" to also add Events.c and Events.h, located at build\iar\PEx_Drv_Int_Training\PE \Sources, to the sources folder.
- 9. Add the paths to the Preprocessor include paths.
 - a. Right-click the project and select Options.



🔀 PEx_Drv_Int_Training - IAR Em	bedded Workbench IDE
<u>File Edit View Project Too</u>	ols <u>W</u> indow <u>H</u> elp
🗅 🚅 🖬 🕼 🎒 🕹 🗼 🖻	
Workspace	x
FLASH_256KB_PFLASH	-
Files	2 B.
PEx_Drv_Int_Traini	
	Options
⊞ cpu ⊞ drivers ⊞ IAR ⊞ platforms ⊞ project ⊞ Output	Make Compile Rebuild All Clean Stop Build Add Remove Rename
	Version Control System Open Containing Folder File Properties Set as Active

Figure 21. Opening project options in IAR

- b. A dialog will open for node "PEx_Drv_Int_Training_k60_tower". In the dialog, select the Preprocessor tab from the C/C++ Compiler Category and add the following paths (also shown in the figure below):
 - \$PROJ_DIR\$\PE\Generated_Code
 - \$PROJ_DIR\$\PE\Sources
 - The PDD include folder of the PEx install directory. (If you chose the default location for the PEx install, this location will be C:\Freescale\PExDrv v10.2\eclipse\ProcessorExpert\lib\Kinetis\pdd\inc).



Example driver integration

Options for node "PEx_D	Drv_Int_Training_k60_tower"
Category:	Factory Settings
General Options C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator Angel CMSIS DAP GDB Server IAR ROM-monitor I-jet/JTAGjet	 Multi-file Compilation Discard Unused Publics Language 2 Code Optimizations Output List Preprocessor Ignore standard include directories; Additional include directories: (one per line) \$PROJ_DIR\$\\\src\platforms \$PROJ_DIR\$\\ \$PROJ_DIR\$\\ \$PROJ_DIR\$\\ \$PROJ_DIR\$\\ \$PROJ_DIR\$\\ \$PROJ_DIR\$\\ \$PROJ_DIR\$\\ \$PROJ_DIR\$\\ \$PROJ_DIR\$\\ \$PROJ_DIR\$\.PEx\Sources \$PROJ_DIR\$\.PEx\Sources \$PROJ_DIR\$\.PEx\Generated_Code C:\Freescale\PExDrv v10.2\eclipse\ProcessorExpert\lib\Kinetis\pdd\i
J-Link/J-Trace TI Stellaris Macraigor PE micro RDI ST-LINK Third-Party Driver TI XDS 100	Defined symbols: (one per line) IAR TWR_K60N512 Preserve comments Generate #line directives
	OK Cancel

Figure 22. Preprocessor tab in the project options of an IAR project

c. Click OK.

- 10. Modify the driver file, K60_I2C.c.
 - K60_I2C.c should not include IO_Map.h, but should include common.h. Replace #include "IO_Map.h" with "#include "common.h"" as shown in this figure.

93	
94	/* MODULE K60_12C. */
95	2000 C
96	#include "Events.h"
97	#include "K60_I2C.h"
98	#include "PORT_PDD.h"
99	#include "I2C_PDD.h"
.00	/* (Default RTOS Adapter)
.01	#include "common.h"
.02	

Figure 23. K60_I2C.c includes

- 11. Modify the driver header file, K60_I2C.h.
 - K60_I2C.h should only include common.h and PE_LDD.h. Replace all of the file inclusions (#include "<file name here>") as shown in this figure.



```
93
 94
    #ifndef __K60_I2C_H
      #define __K60_I2C_H
 95
 96
97
       /* MODULE K60 I2C. */
98
99
      /* Include shared modules, which are u
      #include "common.h"
100
101
102
      /* Include inherited components */
103
      #include "PE LDD.h"
104
....
```

Figure 24. K60_I2C.h includes

- 12. Modify PE_LDD.c.
 - Remove the "#include "CPU.h"" statement.
 - Remove all functions except for the declaration LDD_TDeviceData *PE_LDD_DeviceDataList [1].
- 13. Modify PE_LDD.h.
 - Replace all of the file inclusions (#include "<file name here>") with "#include "common.h"" as shown.

```
21
22 /* MODULE PE_LDD. */
23
24 #include "common.h"
25
26 /* Logical Device Driver API version */
27 #define PE_LDD_VERSION
```

Figure 25. PE_LDD.h includes

- 14. Modify Events.c.
 - Events.c should include common.h but not CPU.h. Replace #include "CPU.h" as shown in the following figure.

16	· ** {{{ {{ }}
17	/* MODULE Events */
18	
19	#include "common.h"
20	#include "Events.h"
21	
22	/* User includes (#include below this line is n
~~	

Figure 26. Events.c includes

- Add the following lines immediately after the header file inclusions (where the user includes are allowed):
 - extern volatile bool DataTransmittedFlg;
 - extern volatile bool DataReceivedFlg;
- Add to the K60_I2C_OnMasterBlockSent function "DataTransmittedFlg = TRUE;" this semaphore is used by the provided example application to signal that data has been transmitted to the accelerometer.
- Add to the K60_I2C_OnMasterBlockReceived function "DataReceivedFlg = TRUE;" this semaphore is used by the provided example application to signal that data has been received from the accelerometer.
- 15. Modify Events.h.
 - Events.h should only include PE_LDD.h. Replace all of the file inclusions (#include "<file name here>") as shown in this figure.



```
18 □ #ifndef __Events_H
19 #define __Events_H
20 /* MODULE Events */
21
22 #include "PE_LDD.h"
23
```

Figure 27. Events.h includes

- 16. Modify common.h.
 - common.h should include PE_Error.h and PE_Types.h. PE_Error.h defines error codes used by LDD files that have been generated. PE_Types.h defines the constants necessary for the LDD drivers to operate. Add these includes at line 72 as shown.

```
common.h
        #warning "No toolchain specific header included"
  62
  63
        #endif
  64
  65 1 /*
  66
         * Include common utilities
  67
        */
        #include "assert.h"
  68
  69
        #include "io.h"
  70
        #include "startup.h"
  71
        #include "stdlib.h"
        #include "PE Error.h"
  72
  73
        #include "PE_Types.h"
  74
  75 = #if (defined(IAR))
  76
                #include "intrinsics.h"
  77
        #endif
```

Figure 28. common.h includes

- 17. Modify isr.h to install the Processor Expert generated interrupt handler.
 - isr.h should include common.h
- b
 7 □ #ifndef __ISR_H
 8 #define __ISR_H 1
 9
 10 #include "common.h"
 11 /* Example */
 12 □ /*

Figure 29. isr.h includes

- To install the interrupt vector, redefine the appropriate vector as shown (remember to declare the ISR function).
 - 20
 21 #undef VECTOR_040
 22 #define VECTOR_040 K60_I2C_Interrupt
 23
 24 extern PE_ISR(K60_I2C_Interrupt);
 25
 26

Figure 30. Example of installing an interrupt service routine

18. a. Remove the definition of "Other basic data types"

N		

E_Types.	h	
58	typedef unsigned char	bool;
59	#endif	
60	typedef unsigned char	byte;
61	typedef unsigned short	word;
62	typedef unsigned long	dword;
63	typedef unsigned long long	dlong;
64	typedef unsigned char	TPE_ErrCode;
65 🛱	<pre>#ifndef TPE_Float</pre>	
66	typedef float	TPE_Float;
67	#endif	
68 🛱] #ifndef char_t	
69	typedef char	char_t;
70	#endif	
71		
72	<pre>/* Other basic data types */</pre>	1.0.0.0
73	<pre>//typedef signed char</pre>	int8;
74	//typedef signed short int	int16;
75	<pre>//typedef signed long int</pre>	int32;
76		
77	//typedef unsigned char	uint8;
78	//typedef unsigned short int	uint16;
79	//typedef unsigned long int	uint32;
80		
81		
82	/*********	******
83	/* Uniform multiplatform 8-bit	s peripheral access macros */
84	/********	******
85		

Figure 31. Removal of "Other basic data types" from PE_Types.h b. Modify the "EnterCritical" and "ExitCritical" functions as shown in the following figure.

```
onclusion
            21
            92
                 /* Disable maskable interrupts */
            93
                 #define DI() \
            94
                  do {\
                       set FAULTMASK(0x01ul); \
            95
            96
                  } while(0)
            97
            98
            99
                  /* Save status register and disable interrupts */
          100
                 #define EnterCritical() \
          101
                  asm("CPSID i");
          102
          103
          104
                 /* Restore status register */
          105
                 #define ExitCritical() \
          106
                  asm("CPSIE i");
          107
          108
          109
                 #define PE DEBUGHALT() \
          110
                   /*lint -save -e586 -e950 Disable MISRA rule (2.1,1.1) checking. */
          111
                   asm("BKPT 255") \
          112
                   /*lint -restore Enable MISRA rule (2.1,1.1) checking. */
```

Figure 32. Modification of EnterCritical and ExitCritical functions in PE_Types.h

6 Conclusion

In this application note, a general procedure is outlined for integrating a single Processor Expert Driver into an existing non-Processor Expert project. A specific example of such an integration is also discussed using the Freescale sample code. The general procedure is as follows.

- 1. Create a Processor Expert project.
- 2. Configure the PEx project as your project will be setup (this is a good general practice but will be required if your driver is a time-dependent module, such as a timer or communications module).
- 3. Generate the code.
- 4. Add the generated code to the project (typically you only need to add Events.c, Events.h, PE_LDD.c, PE_LDD.h, <Component Name>.c, and <Component Name>.h) and the PDD files.
- 5. Modify the driver files that have been added (no files will need Cpu.h, PE_Types.h, IO_Map.h, or PE_Const.h. In addition, all of the code should be removed from PE_LDD.c except for the LDD_DeviceData definition. Also, several standard type definitions, EnterCritical, ExitCritical, and PE_ISR definitions must be added to a common included file, such as the part specific header file or arm_cm4.h.).

It must be noted that each application may use drivers in a different manner and different drivers may require different definitions and other code located in other Processor Expert files. Thus, each driver integration may be slightly different, but the general procedure will remain the same.

7 References

- KINETIS512_SC: Kinetis family example projects, available at freescale.com
- KINETIS512_SC_V2: Kinetis 100MHz Rev 2 Example Projects, available at freescale.com
- · Kinetis resources are available at www.freescale.com/Kinetis
- Processor Expert resources are available at www.freescale.com/ProcessExpert or at www.freescale.com/infocenter.



8 Revision history

Revision number	Date	Substantial changes
0	08/2013	Initial release



How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, Kinetis, and Processor Expert are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number AN4769 Revision 0, 08/2013



