i.MX 6SoloX Migration Guide
Migrating from i.MX 6Solo to i.MX 6SoloX

1 Introduction

1.1 Purpose

This Application Note provides an introduction to the i.MX 6SoloX architecture by highlighting the differences with the i.MX 6 Series processor upon which it is based, namely the i.MX 6Solo. This document is intended to be a migration guide for development teams that are porting platforms from i.MX 6Solo to i.MX 6SoloX.

Contents

1 Introduction .............................................. 1
  1.1 Purpose .............................................. 1
  1.2 Scope ............................................... 2
  1.3 Audience ........................................... 2

2 Feature Change Summary .......................... 3

3 Revision History ................................. 8

© Freescale Semiconductor, Inc., 2015. All rights reserved.
1.2 Scope

The i.MX 6SoloX was developed with extensive reuse of existing Freescale designs including:

- Extensive reuse and alignment with i.MX 6Solo
- Modules reused/modified from i.MX 6SoloLite
- Modules reused/modified from Vybrid

Due to the close alignment with the i.MX 6Solo design, this white paper will be structured as a change summary from the i.MX 6Solo features. In addition, references to modules that have been reused or modified from i.MX 6SoloLite and Vybrid will be provided.

The i.MX 6SoloX architecture introduces new features that provide differentiation from other members of the i.MX 6 Series. Some key differentiators include:

- i.MX 6SoloX is the first i.MX 6 Series processor to provide asymmetric multiprocessing (AMP) by integrating Cortex-A9 and Cortex-M4 CPUs. Features that allow multiple execution environments to communicate and safely share resources are supported in hardware.
- Integrated Ethernet support has been upgraded to provide dual 1 Gigabit ports with AVB support.
- Analog integration has been enhanced by including general-purpose and video ADC interfaces.

This white paper will highlight new features added to the i.MX 6SoloX design that require additional consideration when porting designs based on i.MX 6Solo.

1.3 Audience

The content of this document is targeted towards system integrators and software developers migrating from platforms based on i.MX 6Solo.
## 2 Feature Change Summary

This section will summarize the architectural changes for i.MX 6SoloX with respect to i.MX 6Solo.

<table>
<thead>
<tr>
<th>Category</th>
<th>Feature</th>
<th>Change from i.MX 6Solo</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPU</td>
<td>Cortex-A9 L2 Cache Size</td>
<td>L2 reduced from 512KB to 256KB. i.MX 6Solo/6DualLite includes 512KB to support SMP configurations with dual Cortex-A9 CPUs (i.MX 6DualLite).</td>
<td>i.MX 6Solo/6DualLite includes 512KB to support SMP configurations with dual Cortex-A9 CPUs (i.MX 6DualLite).</td>
</tr>
<tr>
<td></td>
<td>Cortex-A9 L2 Cache as OCRAM</td>
<td>L2 memory array (256 KB) can be configured as OCRAM to extend the available on-chip memory.</td>
<td>This feature is supported on i.MX 6SoloLite.</td>
</tr>
<tr>
<td></td>
<td>Cortex-M4 Platform</td>
<td>Add Cortex-M4 platform: • 16KB I-Cache • 16KB D-Cache • 64KB TCM (tightly coupled memory) divided into 32KB lower (TCML) and 32KB upper (TCMU) regions</td>
<td>Secondary processor for fast-boot, low-power processing, and robust CAN message handling.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>The Cortex-M4 platform from Vybrid is reused with the following changes: • Add core MPU for additional control of memory attributes • Updated memory map to reflect alignment with i.MX6 family. • No interrupt routing. All IRQs are mapped to Cortex-M4 and Cortex-A9 CPUs. • MU (messaging unit) provides interprocessor interrupts. • Direct boot from Cortex-M4 is not supported. • Boot vector will be in TCML and populated by Cortex-A9. • Exclusive access support (synchronization primitives supported using LDREX and STREX instructions)</td>
</tr>
<tr>
<td></td>
<td>SEMA4</td>
<td>1 instance of the SEMA4 module added to support hardware-enforced semaphores.</td>
<td>SEMA4 module is reused from Vybrid.</td>
</tr>
<tr>
<td></td>
<td>MU</td>
<td>1 instance of the MU (messaging unit) module added to support interprocessor communication between the Cortex-A9 and Cortex-M4</td>
<td></td>
</tr>
<tr>
<td>Category</td>
<td>Feature</td>
<td>Change from i.MX 6Solo</td>
<td>Comment</td>
</tr>
<tr>
<td>----------</td>
<td>---------</td>
<td>-----------------------</td>
<td>---------</td>
</tr>
<tr>
<td>Multicore Isolation/Sharing</td>
<td>RDC</td>
<td>Add RDC module (resource domain controller) to support domain-based access control to shared resources.</td>
<td></td>
</tr>
</tbody>
</table>
| | SEMA42 | Add 2 instances of SEMA42 module to support safe access to shared peripherals. | SEMA42 is similar to SEMA4 with the following key differences:  
  - SEMA42 increases the number of access domains from 2 to 15  
  - SEMA42 does not have interrupt to indicate semaphore release  
RDC programming model supports the option to require hardware semaphore for peripherals shared between domains. Signaling between the SEMA42 and RDC binds peripherals to semaphore gates within SEMA42. |
<p>| | AIPSTZ, SPBA | Updated to support domain-based peripheral access control. | RDC programming model is used to configure peripheral access rights for each domain. |
| | DSEC, DEXSC | Updated to support domain-based access control of memory regions. | RDC programming model is used to configure memory regions and access rights for each domain. |
| Timers | WDOG | Increase WDOG instances from 2 to 3. | Additional WDOG for Cortex-M4 usage. |
| Internal Memory | OCRAM_S | Add 16KB on-chip memory in the always-on power domain. | OCRAM_S can be used by software for state retention of the CPU and other hardware blocks. |
| | Secure RAM | Increase Secure RAM size from 16KB to 32KB. | |
| External Memory | QSPI | 2 instances of Quad SPI added. | Each QSPI instance supports dual-channel and DDR capability. QSPI module is reused from Vybrid. |
| | RAW NAND | Upgrade BCH40 to BCH62 to support 62-bit ECC and randomization. | |
| Security | HAB | HAB updates to improve secure boot times | HAB will support a new fast authentication option that reduces the required signatures from 4 to 2 without compromising the level of security. |</p>
<table>
<thead>
<tr>
<th>Category</th>
<th>Feature</th>
<th>Change from i.MX 6Solo</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Video</td>
<td>VPU</td>
<td>VPU removed.</td>
<td>Video encode/decode requires Cortex-A9 software.</td>
</tr>
<tr>
<td></td>
<td>VDOA</td>
<td>VDOA removed.</td>
<td>Not needed since VPU removed.</td>
</tr>
<tr>
<td></td>
<td>VADC</td>
<td>Video ADC added to support NTSC/PAL analog video input.</td>
<td>Provides cost-effective support of analog rearview cameras. VADC module is reused from Vybrid.</td>
</tr>
<tr>
<td></td>
<td>VDEC</td>
<td>Add composite video decoder to provide NTSC/PAL decoding.</td>
<td>Decodes NTSC/PAL signals from analog camera into YUV. VDEC module is reused from Vybrid.</td>
</tr>
<tr>
<td>HDMI</td>
<td>HDMI</td>
<td>HDMI transmitter removed.</td>
<td></td>
</tr>
<tr>
<td>MIPI/CSI-2</td>
<td>MIPI/CSI-2 receiver removed.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MIPI/DSI</td>
<td>MIPI/DSI transmitter removed.</td>
<td></td>
<td></td>
</tr>
<tr>
<td>IPU</td>
<td>IPU</td>
<td>IPU removed.</td>
<td>IPU functionality replaced with CSI + PXP + LCDIF</td>
</tr>
</tbody>
</table>
| CSI                 |          | 2 parallel CSI ports added.                                      | CSI module from i.MX 6SoloLite will be reused with the following modifications:  
|                     |          |                                                                    |   • Support 24-bit YUV input  
|                     |          |                                                                    |   • Support simple video deinterlacing  
|                     |          |                                                                    |   • Support field input signal  
| PXP                 | PXP      | PXP can be used to support CSC, compositing, rotation, and resize operations previously supported by IPU. | PXP module from i.MX 6Solo will be reused. |
| GIS                 | GIS      | GIS (General Interrupt Service) module added.                     | GIS can be used to automate the flow of data from the camera to the display. |
| LCDIF               | LCDIF    | 2 instances of LCDIF added.                                      | LCDIF module from i.MX 6SoloLite will be reused with the following modifications:  
|                     |          |                                                                    |   • Blending of overlay buffer with same height and width as display buffer  
|                     |          |                                                                    |   • Local/global alpha blending of overlay buffer  
<p>| LVDS                |          | Reduced from 2 channels to 1.                                     |                                                          |
| GPU                 | GC880 and GC320 removed. GC400T added. | GC400T provides integrated 2D and 3D support. |                                                          |
| EPDC                | EPDC     | EPDC (Electrophoretic Display Controller) removed.                |                                                          |</p>
<table>
<thead>
<tr>
<th>Category</th>
<th>Feature</th>
<th>Change from i.MX 6Solo</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Audio</td>
<td>SAI</td>
<td>Add 2 SAI instances to increase the number of I2S audio interfaces from 2 to 5 (3 SSI + 2 SAI).</td>
<td>Unlike the SSI, the SAI interfaces do not flow through AUDMUX. The SAI modules support increased FIFO depth (64x32-bit) over the SSI. The SAI module is reused from Vybrid. Note: The ESAI from i.MX 6Solo is also available on i.MX 6SoloX.</td>
</tr>
<tr>
<td>Connectivity</td>
<td>ENET</td>
<td>Increased ENET instances from 1 to 2. Both ENET instances support AVB.</td>
<td>ENET module from i.MX 6Solo updated with the following modifications: • Dual 64-bit AXI bus interface • Improved bus fabric priority control • 8K RX &amp; TX FIFO size • Unaligned buffer support • Interrupt coalescing • AVB support</td>
</tr>
<tr>
<td></td>
<td>MIPI_HSI</td>
<td>MIPI_HSI removed.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>MLB</td>
<td>MLB support for MOST150 removed. DTCP cipher accelerator removed.</td>
<td>MLB module from i.MX 6Solo reused with the following modifications: • Only MOST25, MOST50 supported. • DTCP removed.</td>
</tr>
<tr>
<td></td>
<td>UART</td>
<td>Increase UART instances from 5 to 6.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>PWM</td>
<td>Increase PWM instances from 4 to 8.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SPI</td>
<td>Increase SPI instances from 4 to 5.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>ADC</td>
<td>2 instances of 12-bit ADC added.</td>
<td>ADC module from Vybrid is reused.</td>
</tr>
<tr>
<td>Analog</td>
<td>Temperature Sensor</td>
<td>Temperature sensor will be modified to have three programmable trip points (low, high, panic). The panic trip point will be capable of generating a system reset.</td>
<td>The changes to the sensor functionality allow an interrupt to be generated when temperatures fall outside of the programmed window. The panic reset provides a hardware failsafe when temperatures reach dangerous levels.</td>
</tr>
<tr>
<td>Category</td>
<td>Feature</td>
<td>Change from i.MX 6Solo</td>
<td>Comment</td>
</tr>
<tr>
<td>------------------</td>
<td>--------------</td>
<td>-----------------------</td>
<td>--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------</td>
</tr>
<tr>
<td>Power</td>
<td>LDO_PU</td>
<td>LDO_PU removed. VDDPU_CAP pins removed.</td>
<td>GPU will be powered from VDDSOC. IPU and VPU modules powered by LDO_PU on i.MX 6Solo are removed.</td>
</tr>
<tr>
<td></td>
<td>LDO_PCIE</td>
<td>LDO_PCIE added. LDO_PCIE supply is VDD_SOC_IN and connects to PCIE_VP/VPTX pads.</td>
<td>LDO_PCIE provides power for the PCIe PHY digital logic.</td>
</tr>
<tr>
<td></td>
<td>L2 Power Gating</td>
<td>Support L2 cache power gating.</td>
<td>L2 cache will support the following power gating options:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• L2 cache memory remains powered and retains state during Cortex-A9 power gating.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• L2 cache memory will be powered down and lose state during Cortex-A9 power gating.</td>
</tr>
<tr>
<td></td>
<td>SNVS</td>
<td>ONOFF pin behavior updated to align with Android requirements.</td>
<td></td>
</tr>
<tr>
<td>Debug</td>
<td>DBGMON</td>
<td>DBGMON added.</td>
<td>DBGMON is a real-time debug monitor to record last AXI transaction before system reset. DBGMON module from i.MX 6SoloLite will be reused.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>Peripheral debug signals routed based on RDC configuration.</td>
<td>RDC configuration will be used to determine how a peripheral responds when the Cortex-M4 and Cortex-A9 enter debug modes.</td>
</tr>
<tr>
<td>System Integration</td>
<td>Memory Map</td>
<td>Cortex-A9 memory map updated to reflect IP changes.</td>
<td>Refer to Memory Map chapter in the Reference Manual for full details.</td>
</tr>
<tr>
<td></td>
<td>IRQ Map</td>
<td>IRQ map updated to reflect IP changes.</td>
<td>Refer to IRQ map chapter in the Reference Manual for full details.</td>
</tr>
<tr>
<td></td>
<td>DMA Map</td>
<td>DMA map updated to reflect IP changes.</td>
<td>Refer to DMA map chapter in the Reference Manual for full details.</td>
</tr>
<tr>
<td></td>
<td>Fuse Map</td>
<td>Fuse map updated to reflect IP changes.</td>
<td>Refer to Fuse map chapter in the Reference Manual for full details.</td>
</tr>
<tr>
<td></td>
<td>CSU</td>
<td>CSU programming model updated to reflect IP changes.</td>
<td>Refer to Security Reference manual for full details.</td>
</tr>
<tr>
<td></td>
<td>CCM</td>
<td>Clock tree updated to reflect IP changes and optimize for low power.</td>
<td>CCM module from i.MX 6Solo reused with modifications including:</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Dedicated clock roots for IP blocks that have been removed will be removed or connected to new IP blocks.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• 24 MHz RC OSC option is available for use in low-power modes with XTAL powered off.</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>• Audio/Video PLL will support on-the-fly changes to provide a tunable media clock.</td>
</tr>
</tbody>
</table>
3 Revision History

The following table provides a revision history for this white paper.

<table>
<thead>
<tr>
<th>Rev. Number</th>
<th>Date</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rev. 0</td>
<td>02/2015</td>
<td>Initial release.</td>
</tr>
</tbody>
</table>
How to Reach Us:
Home Page: freescale.com
Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex are the registered trademarks of ARM Limited.

© 2015 Freescale Semiconductor, Inc.