Assembly Handling and Thermal Solutions for Lidless Flip Chip Ball Grid Array Packages

1 Introduction

This application note provides recommendations on the assembly handling and application of thermal management solutions for lidless Flip Chip Plastic Ball Grid Array (FC-PBGA) components.

Freescale's FC-PBGA is a laminate-based BGA packaging solution that provides competitive solutions for higher performance applications.

- Improved board-level, solder-joint reliability and lower cost compared to FC CBGA
- Custom substrate designs / ball maps for maximum routing flexibility and electrical performance
- Custom ball patterns / full arrays / depopulated arrays available, up to ~1300 I/O
- Substrates use standard organic PCB manufacturing and HDI build up technologies
- FC-PBGA footprint is a drop-in replacement (PCB design and board assembly) for WB PBGA for the same ball diameter and pitch.
- Capability to withstand lead–free reflow processes (260°C reflow)
- Proven reliability in industrial environments
- Lead–free solder balls available

For more information, see Freescale's package technologies.
2 Overview of Flip Chip Plastic Ball Grid Array packages

Flip Chip Plastic Ball Grid Array (FC-PBGA) packages feature a semiconductor die or chip, which is flipped so that the active side of the device faces the package substrate. A device may have one of three FC-PBGA configurations, which are listed in the table below.

In the lidless configuration, exposure of the chip's backside allows for direct contact between the chip and heat sink, which improves the overall thermal performance of the chip. Note that, because the chip's backside is exposed, the engineer must exercise caution when placing the component on the printed circuit board, testing operations, and applying a heat-sink solution. The sections below provide guidelines for handling the assembly, and applying a heat sink.

While lidless packages achieve better thermal performance, flat- and full-lidded packages ease handling by providing a lid that both protects the die and distributes heat.

Table 1. FC-PBGA configuration options

<table>
<thead>
<tr>
<th>Configuration name</th>
<th>Characterized by...</th>
<th>Handling</th>
<th>Thermal management</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Lidless</td>
<td>No lid present</td>
<td>Exercise caution when placing the component on the printed circuit board.</td>
<td>Exercise caution when applying a heat-sink solution.</td>
<td><img src="image1" alt="Lidless Diagram" /></td>
</tr>
<tr>
<td>Flat-lidded</td>
<td>Lid covers die</td>
<td>Avoid impact to lid. Lid-adhesive thermal interface material is stronger than that of the full-lidded configuration, which directly couples to the package substrate.</td>
<td>Warning: Applying uneven force, or bonding heat-sink to lid, can damage the lid-to-chip bond. For more information, see <a href="#">Attaching the heat sink to a lidless package</a>.</td>
<td><img src="image2" alt="Flat-lidded Diagram" /></td>
</tr>
</tbody>
</table>

Table continues on the next page...
Table 1. FC-PBGA configuration options (continued)

<table>
<thead>
<tr>
<th>Configuration name</th>
<th>Characterized by...</th>
<th>Handling</th>
<th>Thermal management</th>
<th>Example</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full-lidded</td>
<td>Lid covers device</td>
<td>Lid protects the die</td>
<td>Bonded adhesive, capable of withstanding the force of the heat-sink, couples the protective lid to the package substrate.</td>
<td></td>
</tr>
</tbody>
</table>

Compare thermal performance for lidless and lidded packages

With a properly designed heat-sink and Thermal Interface Material (TIM) system, lidless Flip Chip Ball Grid Array components can achieve thermal resistance values better than those of a lidded package.

The following examples show relative thermal performance for thermal solutions for both lidded and lidless 780 I/O 23x23mm FC-PBGA packages.

NOTE
These simulations assume a standard JEDEC open-flow environment. This may not always be practical, or even possible, in a high-volume manufacturing environment or end application.

Table 2. Use case thermal characteristics for lidless 780 FC-PBGA 23x23mm die

<table>
<thead>
<tr>
<th>Rating</th>
<th>Board</th>
<th>Symbol</th>
<th>Value</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction-to-ambient natural convection</td>
<td>Single-layer board (1s)</td>
<td>R&lt;sub&gt;ΘJA&lt;/sub&gt;</td>
<td>28</td>
<td>°C/W</td>
<td>1, 2</td>
</tr>
<tr>
<td>Junction-to-ambient natural convection</td>
<td>Four-layer board (2s2p)</td>
<td>R&lt;sub&gt;ΘJA&lt;/sub&gt;</td>
<td>19</td>
<td>°C/W</td>
<td>1, 2</td>
</tr>
<tr>
<td>Junction to ambient (@200ft/min)</td>
<td>Single-layer board (1s)</td>
<td>R&lt;sub&gt;ΘJMA&lt;/sub&gt;</td>
<td>22</td>
<td>°C/W</td>
<td>1, 2</td>
</tr>
<tr>
<td>Junction to ambient (@200ft/min)</td>
<td>Four-layer board (2s2p)</td>
<td>R&lt;sub&gt;ΘJMA&lt;/sub&gt;</td>
<td>15</td>
<td>°C/W</td>
<td>1, 2</td>
</tr>
<tr>
<td>Junction to board</td>
<td>-</td>
<td>R&lt;sub&gt;ΘJB&lt;/sub&gt;</td>
<td>9</td>
<td>°C/W</td>
<td>2</td>
</tr>
</tbody>
</table>

Table continues on the next page...
## Table 2. Use case thermal characteristics for lidless 780 FC-PBGA 23x23mm die (continued)

<table>
<thead>
<tr>
<th>Rating</th>
<th>Board Symbol</th>
<th>Value</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction to case (top)</td>
<td>$R_{\theta JC}$</td>
<td>&lt;0.1</td>
<td>°C/W</td>
<td>3</td>
</tr>
</tbody>
</table>

Notes:
1. Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
3. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
4. Junction-to-lid-top thermal resistance determined using the MIL-STD 883 Method 1012.1. However, instead of the cold plate, the lid top temperature is used here for the reference case temperature. Reported value does not include the thermal resistance of the interface layer between the package and cold plate.

## Table 3. Use case thermal characteristics for full-lidded 780 FC-PBGA 23x23mm die

<table>
<thead>
<tr>
<th>Rating</th>
<th>Board Symbol</th>
<th>Value</th>
<th>Units</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>Junction-to-ambient natural convection</td>
<td>Single-layer board (1s) $R_{\theta JA}$</td>
<td>22</td>
<td>°C/W</td>
<td>1, 2</td>
</tr>
<tr>
<td>Junction-to-ambient natural convection</td>
<td>Four-layer board (2s2p) $R_{\theta JA}$</td>
<td>14</td>
<td>°C/W</td>
<td>1, 2</td>
</tr>
<tr>
<td>Junction to ambient (@200ft/min)</td>
<td>Single-layer board (1s) $R_{\theta JMA}$</td>
<td>15</td>
<td>°C/W</td>
<td>1, 2</td>
</tr>
<tr>
<td>Junction to ambient (@200ft/min)</td>
<td>Four-layer board (2s2p) $R_{\theta JMA}$</td>
<td>10</td>
<td>°C/W</td>
<td>1, 2</td>
</tr>
<tr>
<td>Junction to board</td>
<td>$R_{\theta JB}$</td>
<td>4</td>
<td>°C/W</td>
<td>2</td>
</tr>
<tr>
<td>Junction to case (top)</td>
<td>$R_{\theta JC}$</td>
<td>0.8</td>
<td>°C/W</td>
<td>3</td>
</tr>
<tr>
<td>Junction to lid (top)</td>
<td>-</td>
<td>0.35</td>
<td>°C/W</td>
<td>4</td>
</tr>
</tbody>
</table>

Notes:
1. Junction-to-ambient thermal resistance determined per JEDEC JESD51-3 and JESD51-6. Thermal test board meets JEDEC specification for this package.
3. Junction-to-case at the top of the package determined using MIL-STD 883 Method 1012.1. The cold plate temperature is used for the case temperature. Reported value includes the thermal resistance of the interface layer.
4. Junction-to-lid-top thermal resistance determined using the MIL-STD 883 Method 1012.1. However, instead of the cold plate, the lid top temperature is used here for the reference case temperature. Reported value does not include the thermal resistance of the interface layer between the package and cold plate.

This chart compares the thermal resistance of lid and lidless FC-PBGA packages.

NOTE
Simulations performed with 53x54x25mm heat sink.
Handling lidless FC-PBGA packages

4 Handling lidless FC-PBGA packages

Lidless FC-PBGA packages feature an exposed backside, or top surface, of the semiconductor chip, which is often the surface that the designer uses for vacuum-picking and placing the component onto the printed circuit board.

To prevent chipping or fracturing the exposed silicon die backside and edges, exercise caution when handling and placing lidless packages. Do not use a metal pickup tip, as this may damage the exposed die.

When picking and placing exposed silicon devices, use a compliant-tip nozzle with a rubber tip and a closed loop head to control force, as shown in the figure below.

NOTE
Consult your pick-and-place equipment provider for pick-up tip size and material recommendations.
When the lidless FC-PBGA component is the tallest component on the printed circuit board, the risk of impact is high. After soldering the package to the printed circuit board, follow the list below to ensure that the lidless FC-PBGA device is not impacted.

To prevent damage, inspect all transport, flipping, and storage tooling and fixtures before using them to handle the components.

- Ensure that the tooling and fixtures do not bend or flex the printed circuit board.
- Ensure that the soldered flip-chip component, which is made from a stiff material, does not crack.

5 Choosing a thermal interface material

Consider the thermal interface material (TIM) options early in your design, as this choice depends on cost targets, package application, manufacturing dynamics, and the performance requirements of the thermal solution. By selecting the appropriate TIM, you can help reduce the size of the heat sinks and the need for larger cooling fans. In the long-term, the appropriate TIM can mitigate the potential cost of changing heat sinks or redesigning a chassis.

Because lidless flip-chip packages have a small surface area compared with that of lidded or molded packages, the combination of an adhesive TIM and heat sink is not recommended. Freescale recommends the following TIMs for lidless packages:

- Phase change TIM (PCTIM)
- Cross-linked thermal gels
- Thermal pads and tapes
- Thermal grease

For more information, see the table below.

High-performance TIMs like greases, compounds and gels, are expensive and may be more difficult to handle during installation. Thermal pads and tape offer an easier heat-sink attachment process, but with reduced performance. Phase-change TIMs provide a compromise solution, which offers ease-of-assembly with good performance.

This table provides advantages and disadvantages of the TIM types recommended for lidless packages.

**NOTE**

Heat sinks can be ordered with phase-change TIMs pre-applied from the supplier.
### Table 4. Recommended TIMs for lidless packages

<table>
<thead>
<tr>
<th>TIM</th>
<th>Description</th>
<th>Advantage</th>
<th>Disadvantages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase-change material</td>
<td>Remains solid at room temperature, and melts at elevated temperatures close to the package operating temperature. The material is in a liquid phase at die-operating conditions.</td>
<td>In its molten phase, where the material is in a viscous state, the material conforms to and wets both the heat sink and die surfaces better than any solid material. This results in a material with low thermal impedance as the thermal contact resistance is significantly reduced.</td>
<td>Requires about 20-40psi of pressure to achieve the recommended TIM bond-line thickness. The heat sink must have adequate loading pressure on the die.</td>
</tr>
<tr>
<td>Cross-linked thermal gels</td>
<td>Dispensable materials that cure into a soft compound over time.</td>
<td>Being viscous in pre-cure form, it has the ability to fill into gaps and voids before curing. This enables a low inter-facial thermal resistance.</td>
<td>Material must be dispensed on to the die surface. Requires an automated process to ensure consistent dispensation.</td>
</tr>
</tbody>
</table>
| Thermal pads and tapes    | Prefabricated thermal interface materials which are supplied at a specified thickness (~0.25-1 mm). | • Most have a core material or wire mesh to retain the structural integrity of the material.  
• Pre-cut to size (~20% larger than the die size).  
• Most are tacky on one side for self-adhesion to the heat-sink surface. | Thermal performance is relatively poor compared to the cross-linked thermal gels and phase-change material options. |
| Thermal grease            | Typically silicone oils embedded with thermally conductive filler particles | • Highly conductive  
• Low thermal resistance  
• Flows and conforms to surfaces  
• May be applied with a thin bond-line thickness | Greases can pump-out and dry out over extended periods of operation. Careful application is required to maintain consistent bond-line thickness. |

## 6 Attaching the heat sink to a lidless package

The selection and attachment of a heat sink is as important as the selection of the TIM material. Typically, the device data sheet provides the maximum allowable junction temperature for the device. Depending on the application and the Freescale device involved, most applications require a heat sink, which is selected by the customer.

For lidless configurations, use a heat sink anchored to the PCB for robust mechanical integrity. The heat sink can be anchored using a clip, spring loaded screws, or push pins. To prevent board warpage, a backing plate may be necessary on the side of the printed circuit board opposite the flip-chip device.

### 6.1 Aligning the heat sink and package
To avoid die damage or TIM damage during heat sink assembly to package, ensure that the heat sink base remains parallel to the package, and that a uniform layer of thermal interface material is present between the heat sink and the exposed die. The heat sink must not directly contact the exposed die surface.

**NOTE**
Non-parallel alignment of heat sink and die may damage the die.

![Figure 4. Non-parallel alignment of heat-sink surface and die](image)

Use alignment foam or bumpers around the heat sink periphery to ensure that the base of the heat sink is parallel to the die surface prior to clamping. Apply even pressure on the clip anchor or pushpins located on the opposite sides of the heat sink. Uneven pressure may cause the heat sink to tilt, resulting in an uneven TIM bond-line thickness.

**Important**
Thermal Interface Material is not a glue. Do not rely on it for adhesion.

Ensure that the heat sink is parallel to the backside surface of the die, as shown in the figure below.

![Figure 5. Parallel alignment of heat-sink surface and die](image)

### 6.2 Maximum force for heat-sink attachment

Maximum allowable heat-sink attachment force varies by package body size. This table provides the maximum allowable force for common Freescale body sizes.

**Table 5. Maximum force for common Freescale packages**

<table>
<thead>
<tr>
<th>Body size (mm)</th>
<th>Package I/O count</th>
<th>Maximum allowable force (lb)</th>
<th>Sphere array</th>
</tr>
</thead>
<tbody>
<tr>
<td>19x19</td>
<td>525</td>
<td>10</td>
<td>18x18</td>
</tr>
</tbody>
</table>

*Table continues on the next page...*
Table 5. Maximum force for common Freescale packages (continued)

<table>
<thead>
<tr>
<th>Body size (mm)</th>
<th>Package I/O count</th>
<th>Maximum allowable force (lb)</th>
<th>Sphere array</th>
</tr>
</thead>
<tbody>
<tr>
<td>23x23</td>
<td>780</td>
<td>15</td>
<td>22x22</td>
</tr>
<tr>
<td>25x25</td>
<td>575</td>
<td>18</td>
<td>24x24</td>
</tr>
<tr>
<td>29x29</td>
<td>783</td>
<td>24</td>
<td>28x28</td>
</tr>
<tr>
<td>33x33</td>
<td>1023</td>
<td>32</td>
<td>32x32</td>
</tr>
<tr>
<td>37.5x37.5</td>
<td>1295</td>
<td>40</td>
<td>36x36</td>
</tr>
<tr>
<td>45x45</td>
<td>1935</td>
<td>60</td>
<td>44x44</td>
</tr>
</tbody>
</table>

7 Removing or reworking the heat sink attachment

Before you remove a heat sink, ensure your work area is free of materials that may cause damage, and that the backside surface of the die is clean.

To remove a heat sink, follow these steps:

1. Remove the heat sink by completing the attachment process in reverse order.
2. After removing the clip or anchoring screws, squirt or spray solvent, or other material recommend by the TIM supplier (for example, isopropyl alcohol (IPA)), at the die to heat-sink base interface to soften the TIM material.
3. Slide a dental floss under the heat sink and use a sawing motion to cut the TIM.
4. Use a lint-free cloth, and the same dental floss material mentioned in step 2, to clean the remnants of the TIM from the die surface.
5. Before mounting the new heat sink, inspect the die backside surface to ensure that there is no residual TIM or die scratching, chipping, or cracking present.

8 Revision history

This table provides a revision history for this application note.

Table 6. Revision History

<table>
<thead>
<tr>
<th>Rev. number</th>
<th>Date</th>
<th>Substantive change(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>02/2014</td>
<td>Initial public release</td>
</tr>
</tbody>
</table>
Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including “typicals,” must be validated for each customer application by customer’s technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale, the Freescale logo, CodeWarrior, PowerQUICC, QorIQ, and StarCore are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. CoreNet, and QUICC Engine are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2014 Freescale Semiconductor, Inc.