

Powering an i.MX 6SL based system using the PF3000 PMIC

1 Introduction

The PF3000 is a SMARTMOS highly integrated Power Management IC, ideally suited to power NXP's i.MX 6SL, i.MX 6S, i.MX 6DL, and the i.MX 7 series of application processors. This application note discusses the power tree configuration for powering an i.MX6SL based system using the PF3000.

Contents

1 Introduction	1
2 PF3000 voltage regulators	2
3 i.MX 6SL power management using the PF3000	3
4 Schematic	4
5 Revision history	19

2 PF3000 voltage regulators

[Table 1.](#) shows a summary of the voltage regulators in the PF3000. Output voltage and startup sequence of the regulators is programmed into the PMIC through One Time Programmable (OTP) memory. For more details refer to the product datasheet.

Table 1. PF3000 voltage regulators

Regulator	Output voltage range	Load current rating
SW1A	0.7 V to 1.425 V; 1.8 V; 3.3 V	1000 mA
SW1B	0.7 V to 1.475 V	1750 mA
SW2	1.5 V to 1.85 V; 2.5 V to 3.3 V	1250 mA
SW3	0.9 V to 1.65 V	1500 mA
SWBST	5.0 V to 5.15 V	600 mA
VSNVS	3.0 V	1.0 mA
VLDO1	1.8 V to 3.3 V	100 mA
VLDO2	0.8 V to 1.55 V	250 mA
VLDO3	1.8 V to 3.3 V	100 mA
VLDO4	1.8 V to 3.3 V	350 mA
VCC_SD	1.8 V to 1.85 V; 2.85 V to 3.3 V	100 mA
V33	2.85 V to 3.3 V	350 mA
VREFDDR	VINREFDDR/2	10 mA

3 i.MX 6SL power management using the PF3000

The i.MX 6SL processor features NXP's advanced implementation of the a single ARM® Cortex®-A9 MPCore™ multicore processor, which operates at speeds up to 1.0 GHz. [Table 2.](#) shows how PF3000 can be used to power an i.MX 6SL based system. This include the voltage rails required by the processor as well as memory and common peripherals. Being a programming PMIC, the PF3000 can be used in a number of ways to power the i.MX 6SL. [Table 2.](#) lists one of the many possibilities. Based on end application requirements, the power tree can be optimized. Contact your NXP representative for a BSP patch for the PF3000 with i.MX 6SL.

Table 2. PF3000 + i.MX 6SL power tree

Regulator	Voltage	Sequence	Load domain
SW1A	1.375	1	VDDCORE
SW1B	1.375	1	VDDSOC
SW2	3.15	2	VDDHIGH, VCC-eMCC, VCCQ-eMMC, MIC_VDD, EPDC Expansion Port, LCD Expansion Port, Mini-PCIe HMC, Debug UART to USB, Ethernet Transceiver, VCC_SPI_NOR_Flash
SW3	1.2	4	DRAM_PWR, VDD2_LPDDR2, NVCC_1.2V
SWBST	5.0	6	SYS_5V (OTG/Host, EPDC Expansion, LCD Expansion)
VSNVS	3.0	Always On	VDD_SNVS_IN
VLDO1	1.8	3	VDD1_LPDDR2, Audio Codec
VLDO2	1.5	Off	CMOS Camera, EPDC Expansion port,
VLDO3	3.0	Off	N/A
VLDO4	1.8	3	NVCC_1.8V, EPDC Expansion Port, LCD Expansion Port, WEIM Expansion
VCC_SD	3.15	2	VCC_SD1, VDD-SD2, VDD-SD3
V33	2.85	Off	CMOS Camera
VREFDDR	0.6	4	DRAM_VREF

4 Schematic







Figure 1. MCIMX6SLEVK-P3 board diagram



freescale™	
DATE CHANGED:	FCP
DESIGNED BY:	ENG. J. PUE
PROJECT NAME:	MCMX6SLVKA-P3 board
FILE NAME:	8YS Power
DOC NUMBER:	SCH-18464 PDF-SPF-2644
REV:	1
DATE:	02/20/2013
BY:	ENG. J. PUE
CHECKED BY:	ENG. J. PUE



LCAP Classification: FCP: _____ FUC: X PUB: _____
 Drawing Title: **MCIMX6SLVK-P3 board**
 Page Title: **IMX6SL_Power**
 Size B Document Number SCH-28549 PDF: SPR-28549 Rev. A
 Date: Monday, March 30, 2015 Sheet 5 of 16





Powering an i.MX 6SL based system using the PF3000 PMIC, Rev. 1.0

USB Boot/Host/Device Port

USB Host Port

USB 5V Control






 BOARD: MCIMX6SLV3K-P3 board

 PART: USB

 DATE: 03/08/2010


Mini-PCIe HMC (3G Modem)

MMPF0100's SW2 capacitive load recommendation is <500uF total. Do not populate C140, C191, C192 and C210



Layout: Route 900ohm DIFF


Button Matrix



Case Classification:	FCP:	FILE: X	PUBL:
Doc No:	MCIMX6SLEVK board		
Page No:	Wireless		
Size:	Document Number	SCH-27462 PDF: SFF-27462	Rev B
Date:	Monday, March 30, 2015	Sheet 12	of 18


Boot Strap

Boot Strap Power Control




Note:
 MISC1 reads values approximately 100ms after reset.
 Buffers are active while unit is in reset and 1ms-10ms after reset is released.


Boot Strap Primary Switches



Bus isolation




Board Mounting Holes for 4-40 Screws




IMPORTANT NOTE :
 Use non-metallic or non-conducting standoff to avoid board damage due to GND potential difference with chassis.

GND TEST POINTS



PCB Classification:	REF:	FIG. X:	PAGE:
Design Title:	MCIMX51EVK-P3 board		
Top File:	MISC		
Doc. Name:	Doc. Number:	Doc. Date:	Doc. Rev:
	MCIMX51EVK-P3	13	01



Powering an i.MX 6SL based system using the PF3000 PMIC, Rev. 1.0

5 Revision history

Revision	Date	Description of changes
1.0	4/2015	Initial release
	7/2016	Updated to NXP document form and style

How to Reach Us:**Home Page:**[NXP.com](http://www.nxp.com)**Web Support:**<http://www.nxp.com/support>

Information in this document is provided solely to enable system and software implementers to use NXP products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation, consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by the customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

<http://www.nxp.com/terms-of-use.html>.

NXP, the NXP logo, Freescale, the Freescale logo, and SMARTMOS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved.

© 2016 NXP B.V.

Document Number: AN5113
Rev. 1.0
7/2016

