1 Introduction

The MPC574xP is a Power Architecture®-based MCU for Automotive and Industrial Applications.

This document details the MPC574xP specific PLL and clock divider settings to achieve 200 MHz Core. In addition, the document describes the Progressive Clock Switching feature, which supports a smooth ramp-up and ramp-down of device system clocks, for a 200 MHz clock example. The calculations for this example can be used for any source clock application by simply changing the inputs to the formulas.

2 Clock initialization

At Power on Reset the MCU is clocked from the on chip 16 MHz Internal RC Oscillator (IRCOSC). This section describes how to configure the clock related modules to run the MCU from the configurable and higher speed PLL’s. It will also cover the setup of the clock trees to distribute and divide the clock sources to to the buses and peripherals on the MCU.
2.1 Clock tree

The following diagram shows the clock tree configuration for the MPC574xP. In the software example used in this application note, PLL0 is configured to output a 160 MHz clock and PLL1 is configured to output a 200 MHz clock. Software configures both PLL0 and PLL1 to use the external oscillator (40 MHz) as an input.

Note: All dividers shown in the diagram (FCD not included) are integer dividers with a range of 1, 2, 3, ..., n. All clock dividers are 50% duty cycle.

Figure 1. Block diagram of MPC574xP clock tree

A summary of the clock tree settings that are configured in the example software is shown in the following table.

Initializing the MPC574xP Clock Generation Module and Progressive Clock Switching Feature, Rev. 2, 11/2017
### Table 1. Example of clock settings

<table>
<thead>
<tr>
<th>Clock(s)</th>
<th>Aux Selector and Divider</th>
<th>Source Clock</th>
<th>Divide/Multiply Factor</th>
<th>Frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>XOSC</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>40 MHz</td>
</tr>
<tr>
<td>PLL0</td>
<td>Aux 3</td>
<td>XOSC</td>
<td>4</td>
<td>160 MHz</td>
</tr>
<tr>
<td>PLL1</td>
<td>Aux 4</td>
<td>XOSC</td>
<td>5</td>
<td>200 MHz</td>
</tr>
<tr>
<td>CKKR_CORE</td>
<td></td>
<td>PLL1</td>
<td>1</td>
<td>200 MHz</td>
</tr>
<tr>
<td>SYS_CLOCK</td>
<td></td>
<td>PLL1</td>
<td>4</td>
<td>50 MHz</td>
</tr>
<tr>
<td>PBRIDGE_0_CLK</td>
<td></td>
<td>PLL1</td>
<td>2</td>
<td>100 MHz</td>
</tr>
<tr>
<td>PBRIDGE_1_CLK</td>
<td></td>
<td>PLL1</td>
<td>10</td>
<td>50 MHz</td>
</tr>
<tr>
<td>MOVC_CLK</td>
<td>Aux 0-0</td>
<td>PLL0</td>
<td>1</td>
<td>160 MHz</td>
</tr>
<tr>
<td>SGEN_CLK</td>
<td>Aux 0–1</td>
<td>PLL0</td>
<td>8</td>
<td>20 MHz</td>
</tr>
<tr>
<td>ADC_CLK</td>
<td>Aux 0–2</td>
<td>PLL0</td>
<td>2</td>
<td>80 MHz</td>
</tr>
<tr>
<td>CLKOUT0</td>
<td>Aux 6-0</td>
<td>PLL1</td>
<td>10</td>
<td>20 MHz</td>
</tr>
<tr>
<td>LFAST_PLL</td>
<td>Aux 5-0</td>
<td>PLL0</td>
<td>16</td>
<td>10 MHz</td>
</tr>
<tr>
<td>FRAY_CLK</td>
<td>Aux 1-0</td>
<td>PLL0</td>
<td>2</td>
<td>80 MHz</td>
</tr>
<tr>
<td>SENT_CLK</td>
<td>Aux 1-1</td>
<td>PLL0</td>
<td>4</td>
<td>40 MHz</td>
</tr>
<tr>
<td>CAN_CLK</td>
<td>Aux 2–0</td>
<td>PLL0</td>
<td>4</td>
<td>40 MHz</td>
</tr>
<tr>
<td>ENET_CLK</td>
<td>Aux 10-0</td>
<td>PLL1</td>
<td>4</td>
<td>50 MHz</td>
</tr>
<tr>
<td>ENET_TIME_CLK</td>
<td>Aux 11-0</td>
<td>PLL1</td>
<td>4</td>
<td>50 MHz</td>
</tr>
</tbody>
</table>

### 3 Introduction to Progressive Clock Switching (PCS)

Changing device operating modes and/or clock frequency in the MPC574xP typically results in instantaneous changes in current (IDD). These changes in current can cause undesired fluctuations in power supply voltage, causing the supply voltage at the device to operate at a higher or lower voltage than desired and causing possible triggering of a Low Voltage Detect (LVD) or High Voltage Detect (HVD). The PCS feature supports smooth transitions for frequency and mode changes, greatly reducing voltage overshoot, undershoot, and undesired LVDs / HVDs due to rapidly changing power supply load.

#### 3.1 PCS operation

PCS is a feature of the clock generation module (MC_CGM) and is triggered by the mode entry module (MC_ME). To change the system clock frequency, a mode entry change must occur by writing the MC_ME mode control register (MC_ME_MCTL). If the power level (PWRLVL field within the various mode configuration registers) is different between the current and target modes, the PCS mechanism is enabled causing the system clock frequency to ramp down and/or up in multiple steps. For example, consider two modes with two different PWRLVL settings in respective Mode Configuration Register: MC_ME_RUN0_MC[PWRLVL] = 1, and MC_ME_RUN1_MC[PWRLVL] = 2. If RUN0 is the current mode, and a mode change occurs to switch to mode RUN1, then PCS will be invoked since the PWRLVL settings are different between RUN0 and RUN1. PCS may also be activated by doing a mode entry change that remains in the same mode (e.g. DRUN -> DRUN) so long as the PWRLVL field is changed before the mode change.

In order to prevent sudden voltage drops and overshoots due to frequency and load changes, the MC_ME requests the MC_CGM to ramp the system clock frequency down and/or up based on the power level values of the current and target modes. During ramp-down, the rate of the frequency change is based on the PCS Switch Duration Register.
(MC_CGM_PCS_SDUR), PCS Divider Change Rate (MC_CGM_PCS_DIVCn), and PCS Divider End Value (MC_CGM_PCS_DIVEn) registers, where n corresponds to the current system clock source selection. During ramp-up, the rate of the frequency change is based on the MC_CGM_PCS_SDUR, MC_CGM_PCS_DIVCn, and PCS Divider Start Value (MC_CGM_PCS_DIVSn) registers, where n corresponds to the target system clock source selection.

3.2 PCS control of current

The following paragraphs describe the control of major components (CPU Cores, Cache, Peripherals). Components consuming larger amounts of power such as CPUs and cache, should be turned on at lower clock frequencies as detailed below.

**Initializing Core e200z CPU** – This can either be done at the low frequency (before ramp up or after ramp down) or it can be done during the same mode entry change along with PCS. The NXP example initialization software included in this application note contains CPU initialization as part of the same mode entry change where System Clock Dividers, Auxiliary Clock Dividers, PLL0, PLL1, and PCS are configured. The Mode Entry (MC_ME) technology manages all clock dividers, PCS, and CPU core initialization for the user. The MC_ME module, turns on the Core and Checker Core at the lower PCS frequency and then progressively switches clocks faster and faster, thereby minimizing any sharp changes in current consumption.

**Enabling cache** – Do at low frequencies before ramp up. Caches should be enabled as part of the start_core<n>.s code which executes during CPU core initialization.

**Enabling Peripherals** – Device peripherals consume a smaller fraction of overall device current. Peripherals can be initialized after the PCS completes when system clocks and peripheral clocks are running at their full application speed.

3.3 PCS registers

PCS is achieved by programming registers in the Clock Generation Module (MC_CGM). The user programs values for initial divider change, divider start (for ramp-up from slow to fast), divider end (for ramp-down from fast clock to slow clock), and the switch RATE. The following table lists the required configuration steps and associated registers for PCS.

**Table 2. PCS registers**

<table>
<thead>
<tr>
<th>Step</th>
<th>Procedure description</th>
<th>Register : Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Configure Switch Duration</td>
<td>MC_CGM.PCS_SDUR: Defines the duration of one system clock switch step. Switch Duration = Number of 16 MHz clocks * SDUR * k^1 steps</td>
</tr>
<tr>
<td>2</td>
<td>Configure DRUN power level</td>
<td>MC_ME.DRUN_MC[PWRLVL]: Power level must be set to different value than the power level setting for the mode currently in operation</td>
</tr>
<tr>
<td>3</td>
<td>Set the Divider Change Initial Value</td>
<td>MC_CGM.PCS_DIVCn.B.INIT : Defines the initial clock divider value.</td>
</tr>
<tr>
<td>4</td>
<td>Set the Divider Change Rate</td>
<td>MC_CGM.PCS_DIVCn.B.RATE : PCS Rate. See details in the PCS calculation example in this application note</td>
</tr>
<tr>
<td>5</td>
<td>Set the Divider Start Value (for clock ramp-up from slow to fast)</td>
<td>MC_CGM.PCS_DIVSn : Clock ramp-up start divider value. DIVSn is used for switching from slow clock to fast clock.</td>
</tr>
<tr>
<td>6</td>
<td>Set the Divider End Value (for clock ramp-down from fast to slow)</td>
<td>MC_CGM_PCS_DIVEn : Clock ramp-down end divider value. DIVEn is used for switching from fast clock to slow clock.</td>
</tr>
</tbody>
</table>
1. See PCS calculation example in this application note

It is important that the MC_CGM.PCS_SDUR, MC_CGM.PCS_DIVCn, MC_CGM.DIVSn, and MC_CGM.PCS_DIVEn registers are programmed while the IRCOSC is still selected as the system clock source. Once these registers have been programmed and the system clock source is operating off any clock other than the IRCOSC if there is any reset issued other than a POR the MPC574xP will automatically trigger a PCS sequence as it transitions to the IRCOSC as part of the reset sequence. So if the system clock frequency was PLL1 PHI and these PCS registers were being programmed for a future PCS sequence and a reset occurred before the register writes finished the MPC574xP would attempt a PCS sequence with possible invalid values in these registers which could result in the part getting stuck in reset.

### 3.4 PCS calculation example

The application designer can determine the register settings required for PCS, by first defining the following system design parameters:

- Normal Operating frequency ($f_{src}$)
- Low Current Operating frequency, typically 16 MHz ($f_{tgt}$)
- Maximum allowable IDD change in mA (assume 1 μs PCS step duration)

To determine the maximum frequency change allowed, the change in current due to the change in device operating frequency must be known. For the MPC574xP, bench testing shows the device dynamic IDD change is 1.39 mA/MHz. Using this number, we can determine the maximum frequency change allowed, $f_{chg}$, using the following equation:

$$f_{chg} = \frac{\text{max allowable IDD change}}{\text{device dynamic IDD change}}$$

$$f_{chg} = \frac{50 \text{ mA}}{1.39 \text{ mA/MHz}}$$

$$f_{chg} = 36.0$$

where max allowable IDD change is determined by the user’s power supply design.

The example below shows the steps required to calculate the needed register settings based on the Reference Manual formulas:

**Given:**

- Normal operating frequency ($f_{src}$) = 200 MHz
- Low current operating frequency ($f_{tgt}$) = 16 MHz
- Maximum allowable IDD change in mA (assume 1 μs PCS step duration) = 50 mA
- Maximum frequency change ($f_{chg}$) = 36.0 MHz (calculated in steps above)

It is first necessary to determine the rate of frequency change. This is done by calculating:

$$a_{max} = \frac{f_{chg}}{f_{src}}$$

$$a_{max} = \frac{36.0 \text{ MHz}}{200 \text{ MHz}}$$

$$a_{max} = 0.18$$

$$a_{max} = 0.15 \text{ (rounded down to nearest 0.05)}$$

Next, based on $a_{max} = 0.15$, determine MC_CGM_PCS_DIVCn[RATE] (also called 'd') by looking up $a_{max}$ in the MC_CGM MC_CGM_PCS_DIVCn[RATE] values table in the Reference Manual. From this table, we find the RATE is 0.112 for $a_{max} = 0.15$.

$$\text{RATE} = d = 0.112$$
To calculate \( k \), number of steps, use the following equation:

\[
k = 0.5 + 0.25 \sqrt{\frac{2 \left( \frac{f_{CC}}{f_{CS}} \right)}{d}}
\]

Given the number of steps and the Switch Duration Register (SDUR) setting, the user can calculate the duration, \( t_{pcs} \), of the PCS switching. In this formula, we shall round \( k \) up to the nearest whole number. 14.8 rounds up to the next nearest whole number of 15.

\[
t_{pcs} = \frac{1}{16 \text{ MHz}} \times \text{SDUR} \times k
\]

\[
t_{pcs} = \frac{1}{16 \text{ MHz}} \times 16 \times 15
\]

\( t_{pcs} = 15 \mu s \)

At this point, we can calculate the initial divider increment change value, \( \text{MC\_CGM\_PCS\_DIVCn[INIT]} \), by using the following equation:

\[
\text{INIT} = d \times k \times 1000
\]

\[
\text{INIT} = 112 \times 15
\]

\[
\text{INIT} = 1,680
\]

Next, let's calculate the divider start value (\( \text{DIVSn} \)) that determines the divide value required for the start of PCS switching. The following equation is used:

\[
\text{DIVSn} = \left( 1 + d \frac{k_{(k+1)}}{2} \right) \times 1000 - 1
\]

\[
\text{DIVSn} = \left( 1 + 0.112 \times \frac{15(15+1)}{2} \right) \times 1000 - 1
\]

\[
\text{DIVSn} = 14,439
\]

Finally, to determine \( \text{DIVEn} \), the following equation applies:

\[
\text{DIVEn} = 1000 \times \frac{f_{CC}}{16} - 1
\]

\[
\text{DIVEn} = 1000 \times \frac{200}{16} - 1
\]

\[
\text{DIVEn} = 12,499
\]

As a result of these calculations, we now have the final list of values to be programmed into the PCS registers. To summarize:

\[
\begin{align*}
\text{MC\_CGM\_PCS\_SDUR.R} & = 16; \\
\text{MC\_CGM\_PCS\_DIVCn.B.INIT} & = 1680; \\
\text{MC\_CGM\_PCS\_DIVCn.B.RATE} & = 112; \\
\text{MC\_CGM\_PCS\_DIVSn.R} & = 14439; \\
\text{MC\_CGM\_PCS\_DIVEn.R} & = 12499;
\end{align*}
\]
3.5 PCS calculator

To ease the process of determining PCS register settings, NXP provides an Excel based calculator. The steps shown below detail how the user can enter their application parameters into the calculator and receive a set of register settings as a result. The following five diagrams illustrate each step in the process:

- Step 1: enter the source frequency (for example, 180 MHz)
- Step 2: enter IDD change per MHz for the MCU
- Step 3: enter max allowable IDD change for the application
- Step 4: round down the calculated amax to the nearest 0.05
- Step 5: enter PCS step duration in microseconds

![Figure 2. Enter source frequency into the calculator](image-url)
Register settings are in **Bold text**

### Figure 3. Enter IDD change per MHz for the MCU

<table>
<thead>
<tr>
<th>Parameter / Register</th>
<th>Example 1</th>
<th>Example 2</th>
<th>User</th>
</tr>
</thead>
<tbody>
<tr>
<td>source (MHz)</td>
<td>160</td>
<td>200</td>
<td>180</td>
</tr>
<tr>
<td>dynamic IDD change (mA/MHz)</td>
<td>1.39</td>
<td>1.39</td>
<td>1.39</td>
</tr>
<tr>
<td>max allowable IDD change (mA/usec)</td>
<td>50.0</td>
<td>50.0</td>
<td>20.0</td>
</tr>
<tr>
<td>max Frequency step (MHz)</td>
<td>36.0</td>
<td>36.0</td>
<td>14.4</td>
</tr>
<tr>
<td>calculated ( a_{\text{max}} \left( \frac{f_{\text{chg}}}{f_{\text{src}}} \right) )</td>
<td>0.225</td>
<td>0.180</td>
<td>0.080</td>
</tr>
<tr>
<td>rounded amax ( \left( \frac{f_{\text{chg}}}{f_{\text{src}}} \right) )</td>
<td>0.2</td>
<td>0.15</td>
<td></td>
</tr>
<tr>
<td>step duration (usec)</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>k steps</td>
<td>11.00</td>
<td>15.00</td>
<td>#N/A</td>
</tr>
<tr>
<td>duration (usec)</td>
<td>11</td>
<td>15</td>
<td>#N/A</td>
</tr>
<tr>
<td>PCS_SDUR[SDUR]</td>
<td>16</td>
<td>16</td>
<td>0</td>
</tr>
<tr>
<td>PCS_DIVC1[RATE]</td>
<td>184</td>
<td>112</td>
<td>#N/A</td>
</tr>
<tr>
<td>PCS_DIVCn[INIT]</td>
<td>2024</td>
<td>1680</td>
<td>#N/A</td>
</tr>
<tr>
<td>PCS_DIVEn[DIVE]</td>
<td>9999</td>
<td>12499</td>
<td>11249</td>
</tr>
<tr>
<td>PCS_DIVSn[DIVS]</td>
<td>13143</td>
<td>14439</td>
<td>#N/A</td>
</tr>
</tbody>
</table>

**Step 2: enter IDD change per MHz**

Register settings are in **Bold text**

### Figure 4. Enter maximum allowable IDD change

<table>
<thead>
<tr>
<th>Parameter / Register</th>
<th>Example 1</th>
<th>Example 2</th>
<th>User</th>
</tr>
</thead>
<tbody>
<tr>
<td>source (MHz)</td>
<td>160</td>
<td>200</td>
<td>180</td>
</tr>
<tr>
<td>dynamic IDD change (mA/MHz)</td>
<td>1.39</td>
<td>1.39</td>
<td>1.39</td>
</tr>
<tr>
<td>max allowable IDD change (mA/usec)</td>
<td>50.0</td>
<td>50.0</td>
<td>20.0</td>
</tr>
<tr>
<td>max Frequency step (MHz)</td>
<td>36.0</td>
<td>36.0</td>
<td>14.4</td>
</tr>
<tr>
<td>calculated ( a_{\text{max}} \left( \frac{f_{\text{chg}}}{f_{\text{src}}} \right) )</td>
<td>0.225</td>
<td>0.180</td>
<td>0.080</td>
</tr>
<tr>
<td>rounded amax ( \left( \frac{f_{\text{chg}}}{f_{\text{src}}} \right) )</td>
<td>0.2</td>
<td>0.15</td>
<td></td>
</tr>
<tr>
<td>step duration (usec)</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>k steps</td>
<td>11.00</td>
<td>15.00</td>
<td>#N/A</td>
</tr>
<tr>
<td>duration (usec)</td>
<td>11</td>
<td>15</td>
<td>#N/A</td>
</tr>
<tr>
<td>PCS_SDUR[SDUR]</td>
<td>16</td>
<td>16</td>
<td>0</td>
</tr>
<tr>
<td>PCS_DIVC1[RATE]</td>
<td>184</td>
<td>112</td>
<td>#N/A</td>
</tr>
<tr>
<td>PCS_DIVCn[INIT]</td>
<td>2024</td>
<td>1680</td>
<td>#N/A</td>
</tr>
<tr>
<td>PCS_DIVEn[DIVE]</td>
<td>9999</td>
<td>12499</td>
<td>11249</td>
</tr>
<tr>
<td>PCS_DIVSn[DIVS]</td>
<td>13143</td>
<td>14439</td>
<td>#N/A</td>
</tr>
</tbody>
</table>

**Step 3: enter max allowable IDD change**

---

*Initializing the MPC574xP Clock Generation Module and Progressive Clock Switching Feature, Rev. 2, 11/2017*

NXP Semiconductors*
Introduction to Progressive Clock Switching (PCS)

Register settings are in **Bold text**

<table>
<thead>
<tr>
<th>Parameter / Register</th>
<th>Example 1</th>
<th>Example 2</th>
<th>User</th>
</tr>
</thead>
<tbody>
<tr>
<td>source (MHz)</td>
<td>160</td>
<td>200</td>
<td>180</td>
</tr>
<tr>
<td>dynamic IDD change (mA/MHz)</td>
<td>1.39</td>
<td>1.39</td>
<td>1.39</td>
</tr>
<tr>
<td>max allowable IDD change (mA/usec)</td>
<td>50.0</td>
<td>50.0</td>
<td>20.0</td>
</tr>
<tr>
<td>max Frequency step (MHz)</td>
<td>36.0</td>
<td>36.0</td>
<td>14.4</td>
</tr>
<tr>
<td>calculated $a_{\text{max}} (f_{\text{chg}} / f_{\text{sref}})$</td>
<td>0.225</td>
<td>0.180</td>
<td>0.080</td>
</tr>
<tr>
<td>rounded $a_{\text{max}} (f_{\text{chg}} / f_{\text{sref}})$ [1]</td>
<td>0.2</td>
<td>0.15</td>
<td><strong>0.05</strong></td>
</tr>
<tr>
<td>step duration (usec)</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>$k$ steps</td>
<td>11.00</td>
<td>15.00</td>
<td>42.00</td>
</tr>
<tr>
<td>duration (usec)</td>
<td>11</td>
<td>15</td>
<td>0</td>
</tr>
<tr>
<td>PCS_SDUR[SDUR]</td>
<td>16</td>
<td>16</td>
<td>0</td>
</tr>
<tr>
<td>PCS_DIVC[1][RATE]</td>
<td>184</td>
<td>112</td>
<td>12</td>
</tr>
<tr>
<td>PCS_DIVC[0][INIT]</td>
<td>2024</td>
<td>1680</td>
<td>504</td>
</tr>
<tr>
<td>PCS_DIVE[1][DIVE]</td>
<td>9999</td>
<td>12499</td>
<td>11249</td>
</tr>
<tr>
<td>PCS_DIVS[0][DIVS]</td>
<td>13143</td>
<td>14439</td>
<td>11835</td>
</tr>
</tbody>
</table>

**Figure 5. Round down the result to nearest 0.05**

Register settings are in **Bold text**

<table>
<thead>
<tr>
<th>Parameter / Register</th>
<th>Example 1</th>
<th>Example 2</th>
<th>User</th>
</tr>
</thead>
<tbody>
<tr>
<td>source (MHz)</td>
<td>160</td>
<td>200</td>
<td>180</td>
</tr>
<tr>
<td>dynamic IDD change (mA/MHz)</td>
<td>1.39</td>
<td>1.39</td>
<td>1.39</td>
</tr>
<tr>
<td>max allowable IDD change (mA/usec)</td>
<td>50.0</td>
<td>50.0</td>
<td>20.0</td>
</tr>
<tr>
<td>max Frequency step (MHz)</td>
<td>36.0</td>
<td>36.0</td>
<td>14.4</td>
</tr>
<tr>
<td>calculated $a_{\text{max}} (f_{\text{chg}} / f_{\text{sref}})$</td>
<td>0.225</td>
<td>0.180</td>
<td>0.080</td>
</tr>
<tr>
<td>rounded $a_{\text{max}} (f_{\text{chg}} / f_{\text{sref}})$ [1]</td>
<td>0.2</td>
<td>0.15</td>
<td><strong>0.05</strong></td>
</tr>
<tr>
<td>step duration (usec)</td>
<td>1</td>
<td>1</td>
<td><strong>5</strong></td>
</tr>
<tr>
<td>$k$ steps</td>
<td>11.00</td>
<td>15.00</td>
<td>42.00</td>
</tr>
<tr>
<td>duration (usec)</td>
<td>11</td>
<td>15</td>
<td>210</td>
</tr>
<tr>
<td>PCS_SDUR[SDUR]</td>
<td>16</td>
<td>16</td>
<td>80</td>
</tr>
<tr>
<td>PCS_DIVC[1][RATE]</td>
<td>184</td>
<td>112</td>
<td>12</td>
</tr>
<tr>
<td>PCS_DIVC[0][INIT]</td>
<td>2024</td>
<td>1680</td>
<td>504</td>
</tr>
<tr>
<td>PCS_DIVE[1][DIVE]</td>
<td>9999</td>
<td>12499</td>
<td>11249</td>
</tr>
<tr>
<td>PCS_DIVS[0][DIVS]</td>
<td>13143</td>
<td>14439</td>
<td>11835</td>
</tr>
</tbody>
</table>

**Figure 6. Enter PCS step duration (number of microseconds)**

At the end of these steps, the PCS Calculator produces all register values.
### 3.6 PCS sample oscilloscope plots

The plots below show an MPC574xP device in a non-PCS operation and PCS enabled operation. IDD_LV current is initially around 60 mA running from 16 MHz IRCOSC. When the Mode Entry switch occurs, the system clock is switched to run at full speed using PLL1 at 200 MHz which brings the current up to approximately 300 mA.

In the following figure, PCS is not enabled. The current changes by approximately 240 mA in 34 microseconds and the mode switch is brief as indicated by a single high speed toggle of the port pin.

The oscilloscope channel definition is:

- **YELLOW** ch1 – IDD_LV current at 100 mA/div.
- **BLUE** ch2 – VDD_LV at 200 mV/div.
- **PURPLE** ch3 – software controlled toggling pin. Toggle rate is proportional to system clock frequency and pin toggles only during the mode transition.

In the next figure, PCS has been enabled with a rate equal to 0.15 as per the software example listed in this document. The MC_CGM.PCS_SDUR value was increased to 240 to make the change easier to see on the scope plots. PCS causes the system clock frequency to ramp up over a longer time period as can be seen by the increasing toggling pin rate. Now the current ramp time is around 225 μs.

---

**Figure 7. IDD_LV, VDD_LV, and I/O toggle rate with PCS disabled**

In the next figure, PCS has been enabled with a rate equal to 0.15 as per the software example listed in this document. The MC_CGM.PCS_SDUR value was increased to 240 to make the change easier to see on the scope plots. PCS causes the system clock frequency to ramp up over a longer time period as can be seen by the increasing toggling pin rate. Now the current ramp time is around 225 μs.
YELLOW ch1 – IDD_LV current at 100 mA/div.
BLUE ch2 – VDD_LV at 200 mV/div.
PURPLE ch3 – software controlled toggling pin. Toggle rate is proportional to system clock frequency and pin toggles only during the mode transition.

Figure 8. IDD_LV, VDD_LV, and I/O toggle rate with PCS enabled

4 Appendix A

This appendix contains sample software for Run Mode, Clocks, and PCS initialization.

4.1 C code listing

For the purposes of this document, we shall consider a typical application consisting of a main function and a function call to MC_MODE_INIT( ).

Sample software is shown below for main( ). The main( ) function shall be target to run either from SRAM (0x4000_0000) or Flash (see MPC574xP RM for possible Flash target addresses).
# FILE NAME: main.c  COPYRIGHT (c) NXP  2016
/*
* DESCRIPTION: Main C program
*/

/*******************************************************************************/
#include "../headers/project.h"
extern void MC_MODE_INIT(void);

int main(){
    MC_MODE_INIT( );       // Setup the MCU clocks and modes
    /* Insert User code here */
}

MC_MODE_INIT() sample code is shown below.

Initializing the MPC574xP Clock Generation Module and Progressive Clock Switching Feature, Rev. 2, 11/2017
INCLUDED "project.h"

void MC_MODE_INIT(void) {
    /* Enable All Modes */
    MC_ME.ME.R = 0x000005E2;

    /* Peripheral ON in every run mode */
    MC_ME.RUN_PC[0].R = 0x000000FE;

    /* Enable EXT OSC First */
    XOSC.CTL.B.OSCM = 0x1; /* Change OSC mode to LCP (Loop Controlled Pierce Mode) */
    XOSC.CTL.B.EOCV = 0x80; /* Set the End of Count Value for when to check stabilization. */

    /******************************************************************************
    ********************** PLL0, PLL1 **********************/
    /* Route XOSC to PLL1 */
    MC_CGM.AC4_SC.B.SELCTL = 1;

    /* Route XOSC PLL0 */
    MC_CGM.AC3_SC.B.SELCTL = 1;

    /* Configure PLL0 Dividers for 160 MHz */
    fPLL0_VCO = (fPLL0_ref x PLL0DV[MFD] x 2)/PLL0DV[PREDIV]
    = 40MHz x 8 x 2 / 1 = 640 MHz

    fPLL0_PHI = fPLL0_ref x PLL0DV[MFD] / (PLL0DV[PREDIV] x PLL0DV[RFDPHI])
    = 40MHz x 8 / (1 x 2) = 160 MHz

    fPLL0_PHI1 = fPLL0_ref x PLL0DV[MFD] / (PLL0DV[PREDIV] x PLL0DV[RFDPHI1])
    = 40MHz x 8 / (1 x 8) = 40 MHz

    /*
    PLLDIG.PLL0DV.B.RFDPHI1 = 8;
    PLLDIG.PLL0DV.B.RFDPHI = 2;
    PLLDIG.PLL0DV.B.PREDIV = 1;
    PLLDIG.PLL0DV.B.MFD = 8;
    */

    /* Configure PLL1 Dividers for 200 MHz */
    fPLL1_VCO = (fPLL1_ref x PLL1DV[MFD] + PLL1DV[PRCDIV])/2^12
    = 40MHz x 20 + 0 = 800 MHz

    /******************************************************************************
\[
fPLL1\_PHI = fPLL1\_REF \times (\frac{(PLL1DV\[MFD\] + PLL1FD\[FRCDIV\])}{2^{12}}) / \frac{(2 \times PLL1DV\[RFDPHI\])}{2 \times 2} = 200\ MHz
\]

\[
/\*
PLLIG.PLL1DV.B.RFDPHI = 2;
PLLIG.PLL1DV.B.MFD = 20;
/\*

/********** Configure Progresive Clock Switching **********/
MC\_CGM.PCS\_SDUR.R = 240;  /* set Switch Duration */

/\* Configure PLL1 PCS switch */
MC\_CGM.PCS\_DIVC4.B.INIT = 1680;  /*! Set the Divider Change Initial Value */
MC\_CGM.PCS\_DIVC4.B.RATE = 112;  /*! Set the Divider Change Rate */
MC\_CGM.PCS\_DIVS4.R = 14439;  /*! Set the Divider Start Value */
MC\_CGM.PCS\_DIVE4.R = 12499;  /*! Set the Divider End Value */

/* Enable PLL0/PLL1 in DRUN mode, change PWRLVL to 1, and set PLL1 as SYS_CLK */
MC\_ME.DRUN\_MC.R = 0x101300F4;

/********** Configure Clock Dividers **********/
SIUL2.MSCR[22].R = 0x22800001;  /* Configure CLK_OUT (B6) */
MC\_CGM.AC6\_SC.B.SELCTL = 4;  /* source AC6 is PLL1 PHI */
MC\_CGM.AC6\_DC0.R = 0x80090000;  /* AC6 divider 0 --> div by 10 (CLK_OUT) */
MC\_CGM.AC6\_DC0.R = 0x80090000;  /* AC6 divider 0 --> div by 10 (CLK_OUT) */
MC\_CGM.AC0\_SC.B.SELCTL = 2;  /* source AC0 is PLL0 PHI */
MC\_CGM.AC0\_DC0.R = 0x80000000;  /* AC0 divider 0 --> div by 1 (MOTC_CLK) */
MC\_CGM.AC0\_DC1.R = 0x80070000;  /* AC0 divider 1 --> div by 8 (SWG_CLK) */
MC\_CGM.AC0\_DC2.R = 0x80010000;  /* AC0 divider 2 --> div by 2 (ADC_CLK) */
MC\_CGM.AC1\_DC0.R = 0x80010000;  /* AC1 divider 0 --> div by 2 (FRAY_PLL_CLK) */
MC\_CGM.AC1\_DC1.R = 0x80030000;  /* AC1 divider 1 --> div by 4 (SENT_CLK) */
MC\_CGM.AC2\_DC0.R = 0x80030000;  /* AC2 divider 0 --> div by 4 (CAN_PLL_CLK) */
MC\_CGM.SC\_DC0.R = 0x80030000;  /* SC divider 0 --> div by 4 (PBRIDGEx_CLK) */

/******* Start the core ***********/
/* Main and checker cores running in RUN1:0, DRUN, SAFE, TEST modes */
MC\_ME.CCTL0.R = 0x00FE;

/******* Perform mode change ***********/
/* Mode change re-enter the DRUN mode, to start cores, clock tree & PLL1 */
MC\_ME.MCTL.R = 0x30005AF0;  /* Mode & Key */
MC\_ME.MCTL.R = 0x3000A50F;  /* Mode & Key inverted */

while(MC\_ME.GS.B.S\_MTRANS == 1);  /* Wait for mode entry complete */
while(MC\_ME.GS.B.S\_CURRENT\_MODE != 0x3);  /* Check DRUN mode entered */

}  

5 Revision history

Table 3. Revision history table

<table>
<thead>
<tr>
<th>Rev. No.</th>
<th>Date</th>
<th>Substantive Change(s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>June 2016</td>
<td>Initial release</td>
</tr>
<tr>
<td>1</td>
<td>November 2017</td>
<td>Editorial updates.</td>
</tr>
<tr>
<td>2</td>
<td>November 2017</td>
<td>Added PCS Calculator sheet in pdf attachment.</td>
</tr>
</tbody>
</table>