

Using the CodeTEST Probe with Freescale™ MPC8272, MPC8271, MPC8248, and MPC8247 Processors

This document describes the requirements for connecting the CodeTEST Probe to the local bus of the MPC8260, MPC8271, MPC8248, and MPC8247 processors.

Purpose

This document supplements the *Setup and Installation Guide for the CodeTEST Probe*, which provides generic information on setting up, connecting, and configuring the CodeTEST Probe, and describes CodeTEST address and data port requirements, and bus and timing requirements.

This document is for the MPC8272, MPC8271, MPC8248, and MPC8247 processors. They are collectively referred to throughout the remainder of this document as the MPC8272.

Use the information here to make the physical connection between the CodeTEST Probe and local bus of the MPC8272 processors and to configure the Probe with the CodeTEST Manager.

For help on connecting the CodeTEST Probe to the 60X bus of these processors, see the PPC6xx Application Note.

Hardware Connections

The CodeTEST Probe supports targets with bus clocks up to 100 MHz with no wait states and 100-133 MHz with one wait state.

The Probe supports 16- and 32-bit port sizes. You will need to identify data and address tag ports to be used for data transfers to the Probe.

There are several ways to connect the CodeTEST Probe the local bus of the MPC8272 processors.

Dedicated CodeTEST chip select

If there is an unused chip select available that can be dedicated to the CodeTEST Probe, the following connections are required:

Probe	Processor	Notes
A31:0	A0:31	Only A28:30 are required. Note the bit-wise inversion of the bus.
D31:0	D0:31	Note the bit-wise inversion of the bus.
X15:0	NC	
C0	VCC	VCC – not required
C1	CLKIN1	CLK
C2	NC	DS
C3	CSx*	AS - Connect to the chip select for the memory region in which

Probe	Processor	Notes
		the CodeTEST tag ports are located.
C4	HRESET*	RST2
C5	SRESET*	RST1
C6	NC	CYC
C7	NC	WS

Non-dedicated CodeTEST chip select

If there is not an unused chip select available that can be dedicated to the CodeTEST Probe, a chip select can be shared with other devices. For a shared chip, select the following connections are required:

Probe	Processor	Notes
A31:0	A0:31	Note the bit-wise inversion of the bus.
D31:0	D0:31	Note the bit-wise inversion of the bus.
X15:0	NC	
C0	VCC	VCC – not required
C1	CLKIN1	CLK
C2	NC	DS
C3	CSx*	AS - Connect to the chip select for the memory region in which the CodeTEST tag ports are located.
C4	HRESET*	RST2
C5	SRESET*	RST1
C6	NC	CYC
C7	BCTLx*	WS – The BCTL signal used must be configured as a R/W* signal.

Note: The difference between using a dedicated chip select and a non-dedicated chip select are the address signal and WS connections. A dedicated chip select requires only address signals A28:30 and does not require a WS. The shared chip select requires that the full address bus be connected to the Probe and that a BCTL signal is available to distinguish between read cycles and write cycles.

Probe Configuration

This section identifies the settings you should use in the **Probe Config Utility** in the CodeTEST Manager when you configure the Probe.

Use the Universal Probe type and select the following settings:

Field	Setting	Notes
Port Address		Enter address of Probe tag port.

Port Address Mask	0x00000000	Set to 0xFFFFFFFF if using dedicated chip select.
Extended Bus	0x0	
Extended Bus Mask	0xFFFF	
Bus Type	Non-multiplexed	
Port Size		Select appropriately for target hardware.
Reset Configuration	Both	
Strobe Configuration	1 Strobe	
Address Strobe Polarity	Low	
Write Strobe Polarity	Low	Set to 'Disabled' if using dedicated chip select.
Bus Arbitration Polarity	Disabled	
Endianness	Big	
Word Swap	No	
Frequency Range		Set to the frequency range of the clock being monitored.
Phase Shift	0	Adjust as necessary to obtain accurate data.
Invert Clock	No	
Routing Image		Select appropriate routing image.

Limitations

Processors with bus frequencies over 100 MHz must use the Mictor-38 connection method and have at least two clock cycles per bus cycle.

The Probe does not support the following memory activities:

- Pipelined accesses: Multiple or overlapping address cycles in relation to the data portion of a bus cycle.
- Burst accesses: The tag ports must be located in a non-burst memory region.
- Misaligned accesses: The tag ports must be on 64-bit aligned memory locations.
- Cache: The tag ports must be located in non-cached or cached write-through memory.
- DRAM: The tag ports cannot be located in DRAM on processors with built-in DRAM controllers.
- 8-bit ports: 8-bit ports are not correctly reconstructed into 32-bit tags.