

Freescale Semiconductor



Digital Subscriber Line Access Multiplexer Line Card Application Note

Preliminary Version 1.2

HCLDSLAM-AN/D



© Freescale Semiconductor, Inc., 2004. All rights reserved.

For More Information On This Frounce, Go to: www.freescale.com



DSLAM Application Note

Table of Contents

1	Modification History	3
2	Overview	3
2 3 4 5 6 7	Definitions, Acronyms and Abbreviations	6
4	Related Documents	7
5	Application Mapping	8
6	Assumptions	9
7	Network processor architecture	.10
7	.1 Data Paths	
8	Network processor components	.13
	.1 XP	
8	.2 OAM Processing	.14
	.3 Statistics Management	
	.4 DSL Rx-Tx (CP0-CP3)	
	.5 OC-3c ATM/FR CP (CP4-CP7)	
	.6 IPv4 (CP12 & CP14)	
8	.7 Segmentation (CP8 & CP10)	.38
	.8 Reassembly (CP9 & CP11)	
8	.9 FR processing – switching (CP13 & CP15)	48
8	.10 Fabric Port	51
8	.11 Table Lookup Unit	53
	.12 Buffer Management Unit	
	.13 Queue Management Unit	
	.14 Q-3 configurations for CPs, XP and FP	
<u>9</u>	HOST PROCESSOR ARCHITECTURE	
10	HOST PACKET I/O	61
	0.1 Resources	
	0.2 Packet Reception	
	0.3 Packet Transmission	
	CONSOLE COMMAND SHELL COMMANDS	
<u></u> 1	1.1 Application Control.	62
	1.2 Table Maintenance and Display	
	1.3 DSL Link Configuration and Status	
	1.4 OC-3c interface Configuration and Status	
	1.5 ATM Configuration and Status	
	1.6 FR Configuration and Status	
	1.7 Statistics	
	HOST PROCESSOR TO NETWORK PROCESSOR INTERFACE	
	2.1 FR	
13	HOST API REFERENCE	
	3.1 Table API	
	3.2 Link and Channel API	
	3.3 ATM API	
	3.4 FR API	
	3.5 Control API	
	<u>3.6 I/O API</u>	
14	Appendix – Optimizations done in the application	



1 Modification History

Rev	Date	Author	Department	Changes
1.0	24-Feb-03	HCL Technologies	Networking	Initial version.
1.1	12-Mar-03	J.Bednarek	Freescale/C-Port	First Comments.
1.2	13-Mar-03	HCL Technologies	Networking	Incorporated review
			-	comments from Freescale

2 Overview

This document aims at discussing the design of a Digital Subscriber Line Access Multiplexer (DSLAM) line card. The intended audiences of this document are the software designers, testers and programmers of the line card based on the C-Port network processor family.

The reader of this document is expected to have a fair understanding of the C-3e NP architecture and the associated co-processor such as Q-3 (Traffic Management Co-processor) with the basic understanding of M-2 Utopia/POS-PHY Adapter Reference Design used in the design of the DSLAM line card.

Feature Overview and Standards Support

This application supports the following features:

- A maximum of 192 ports of ADSL ports
- Support for upto 9 Mbps downstream traffic and 1 Mbps upstream traffic per DSL port/channel.
- OC-3c interfaces running ATM / FR over SONET
- FR header processing and reassembly
- AAL5 segmentation and reassembly
- ATM Cell switching
- FR switching
- IPv4 Unicast Routing on all interfaces (ATM/FR)
- Support for ATM traffic management

DSLAM line card is intended to work in a stack of cards connected on the switching fabric for communication with the other DSLAM cards as well as the line cards that terminate ATMs. The host module manages and maintains the statistics for the entire system. The communication of the host with the line cards is through the PCI interface. Figure 1 helps in understanding this configuration of the DSLAM line card.

Figure 2 and Figure 3 show two configurations of DSLAM application for which the design has been implemented.



Freescale Semiconductor, Inc.

HCL TECHNOLOGIES HCL

DSLAM Application Note




Figure 1: Stackable DSLAM line cards within a system



DSLAM Application Note

Configuration I (Figure 2) comprises of eight 24 port xDSL chipset supporting 192 ADSL ports in total. This configuration implements a switch fabric interface. The chunks received on DSL interfaces are sent across the fabric interface via FP.




Figure 2: Configuration- I DSLAM line card with 192 ADSL ports

Configuration II (figure 3) is comprised of 96 DSL ports. This configuration implements an uplink of four OC-3c interfaces. It does not have a switch fabric interface.




Figure 3: Configuration- II Independent DSLAM unit



3 Definitions, Acronyms and Abbreviations

Abbreviation	Description
AAL	ATM Adaptation Layer
АТМ	Asynchronous Transfer Mode
ATM TM	ATM Traffic Management
BE	Best effort
BOM	Beginning of Message.
СА	Channel Adapter
CBR	Constant Bit Rate
CID	Channel ID
CIDR	Classless Inter Domain Routing
CPI	Common Part Indicator.
CPRC	Channel Processor RISC core.
CRC	Cyclic Redundancy Check.
DLCI	Data Link Connection Identifier
DWRR	Dynamic Weighted Round Robin
FR	Frame Relay
HEC	Header Error Control.
НТК	Hash Trie Key.
ICMP	Internet Control Message Protocol
IP	Internet Protocol
LCP	Link Control Protocol
LLC	Logical Link Control
LMI	Local Management Interface
LPM	Longest Prefix Match.
LSP	Label switched path
MIB	Management Information Block
MPHY	Multi PHY
MTU	Maximum transmission Unit
NCP	Network Control Protocol
NLPID	Network Layer Protocol ID
OAM	Operation, Administration and Maintenance.
PDU	Protocol Data Unit.
PPP	Point to Point Protocol
QoS	Quality Of Service
RED	Random Early Discard
RM	Resource Management.
RR	Round Robin
SDU	Service Data Unit.
SNAP	Subnetwork Access Protocol.
SPHY	Single PHY
ТСР	Transport Control Protocol



Abbreviation	Description
TLU	Table Lookup Unit.
TMC	Traffic Management Co-Processor
TOS	Type of Service
TTL	Time To Live
UUI	User-to-User Interface.
VC	ATM Virtual Connection
VOP	Virtual Output Port
VP	ATM Virtual Path
VPCI	Virtual Path Identifier/Virtual Channel Identifier
WFQ	Weighted Fair queueing

4 Related Documents

This section lists down the various documents used as reference while developing this application notes.

- C-5e/C-3e Network Processor Silicon Revision A0
- Multi-PHY Switch Application Guide, CST2.2
- POS to Gigabit Ethernet Switch application guide CST 2.2
- ATM Cell Switch Application Guide, CST 2.1.1
- RFC 791, Internet Protocol
- RFC 1812, Requirements for IP Version 4 Routers
- RFC 2427, Multiprotocol Interconnect over Frame Relay
- RFC 2684, Multi Protocol Encapsulation over ATM Adaptation Layer 5
- ITU I.361, B-ISDN ATM Layer Specification
- ITU I.363.5, B-ISDN ATM Adaptation Layer Specification: Type 5 AAL
- ITU I.610 B-ISDN Operation and Maintenance Principles and Functions
- Frame Relay to ATM to 10/100 Ethernet Switch Router Application Guide, CST2.1
- C-ware Q-5 TMC API User guide Rev 00



5 Application Mapping

This application is comprised of many software components, each of which is divided into smaller components. The functional partitioning of the software is depicted in figure 4 with the clustering and re-circulation information. C-3e NP is chosen for implementing the DSLAM line card as the processing power of the NP and the M-2 Quad match and Q-3 is used for managing the traffic management for IP and ATM.

Figure 4 shows the DSLAM card functioning in a C-3e for configuration II (shown in figure 3).

In this configuration, the CP allocation is as follows:

- Cluster 0 (CP0-3) connected to M-2 Quad which in turn connected to four G-24 chip. It implements the MPHY interface.
- Cluster 1 (CP4-7) is connected to four OC-3c links
- CP8 and CP10 for AAL-5 segmentation
- CP9 and CP11 for AAL-5 reassembly
- CP12 and CP14 for IP processing
- CP13 and CP15 for FR switching and processing

CP8 and CP9 perform segmentation and reassembly, respectively, for the M-2 MPHY chunks received at DSL cluster (cluster 0). While CP10 and CP11 are for packets received at OC-3c cluster. Similarly, CP12 and CP13 do IP and FR processing, respectively, for M-2 MPHY chunks received at DSL cluster. Packets received at OC-3c interfaces will be queued to CP14 and CP15 for IP and FR processing. Appendix states the reason for this distribution of traffic.


The functional mapping of DSLAM card for configuration I will be same as figure 4 except for the OC-3c cluster. Cluster1 will be connected to another M-2 Quad for processing frames coming from another set of 96 ADSL ports. Other CP allocation is same in configuration I (Figure 2).


The following sections in the document explain the functionality specific to configuration II. For configuration I, DSL-cluster functionality will override the OC-3c cluster functionality.



DSLAM Application Note







Assumptions 6

Following assumptions are made in the DSLAM line card application design:

- The DSL ports (channels) are configured to receive either FR frames or ATM cells. • Thus, the ChanType field in the M-2 chunk header will indicate whether it is an ATM cell or FR frame.
- For configuration II (Figure 4), the administrator is responsible for distributing the • traffic across DSL channels and OC-3c ports. The bandwidth of the input pipe and that of the output pipe should be matched to avoid buffer overflow in the C-3e NP.
- M-2 CA takes care of CRC-10 (ATM HEC calculation). •





DSLAM Application Note

7 Network processor architecture

The DSLAM application consists of many software components. One component executes on the host and the other components execute on the various CPs within the C-3e. Each of the NP software components provides a subset of the features of the application. Figure 4 shows the mapping between software components and CPs. The data paths between these components can be conceptualized as a group of busses. In this context, a bus is the combined use of queues and buffer memory to forward data between two components. The queue number is analogous to the address on the bus. Each of the buses implies a different buffer and descriptor format (for ATM, FR, IP and so on). The traffic originating from DSL ports/channels will be either ATM or FR based on the channel configration.

A buffer and a buffer descriptor can specify the interface to a component. Table below lists each of the components and describes their interface. A component may have multiple interfaces and therefore multiple entries in the table. Unless specified otherwise in the table, the port field indicates the output port and the length field indicates the number of bytes in the buffer. The various buffer formats are described in <u>section Buffer</u> <u>Management Unit</u> and the buffer descriptor formats are described in appropriate sections.

Component	Buffer Format	Descriptor format	Comments
IP	BT_IPV4	N/A	Port indicates input port; IP forwarding will be performed
FR	BT_FR	FR	
Segmentation	BT_IPV4	Seg	EgressQueue field is required.
Reassembly	BT_ATM	ATM	Port indicates input port; AAL-5 reassembly will be performed
UL-2	BT_ATM	ATM	
Host	BT_ATM	ATM	Port indicates the input port; only header field required
	All others	N/A	Port indicates the input port

7.1 Data Paths

This section explains about various data paths originating from DSL port interfaces and flowing through other components in the NP. M-2 is the channel adapter for the DSLAM application. Figure 5 shows the diagrammatic representation of the data flows.



DSLAM Application Note






Figure 5: Data Flows in the DSLAM Application



7.1.1 Data Path for FR Frames

This section conceptualizes the data flows for FR frames. FR Frames are received in DSL Rx. The FR chunks will be reassembled as FR frame in the Rx, recirculated in other component CPs and finally transmitted as FR or AAL5 chunks via DSL Tx or OC-3c interfaces.

- FR frame is received as M-2 MPHY chunks in DSL Rx, are reassembled and identified as FR frame based on the DSL channel configuration. Then it will be enqueued to FR queue for further FR processing.
- FR component CP performs the DLCI lookup. Based on lookup response, it will enqueue the frame to IP queue or does FR switching (modify the FR header with new DLCI value) and enqueue into appropriate DSL Tx queue.
- IP component dequeues the FR frame from its queue, removes the FR header and enqueues the IP packet into destination queue (FR queue or ATM Segmentation queue) determined by IP lookup and port lookup result.
- ATM segmentation component will segment the IP packet into AAL5 cells, inserts the ATM header and enqueues these cells to appropriate Tx queue or to Q-3 traffic queue.
- DSL Tx dequeues the FR frame or ATM cells from its queue. It transmits MPHY chunks over DSL links. For ATM, each cell will fit into one MPHY chunk. For FR, it segments the frame into multiple MPHY chunks.
- If QoS treatment is needed, packets will be enqueued to Q-3 traffic queue from ATM Segmentation for applying various QoS parameters. Q-3 TMC provides marking/dropping, policing and traffic shaping for the packet based on configured traffic parameters. Q-3 TMC will enqueue the conformant packets into QMU queue. Non-conformant packets will either be discarded or marked.

7.1.2 Data Path for ATM cells

This section describes the data flow for ATM cells. The ATM cells are received in DSL Rx or OC-3c interfaces. The ATM cells will be recirculated in other component CPs and finally transmitted as FR / AAL5 chunks via DSL Tx or ATM cells in OC-3c interfaces.

- ATM cells will be enqueued to DSL Tx queue or OC-3c Tx queue (ATM switching) or FP queue.
- AAL5 cells are enqueued into reassembly queue by DSL Rx that performs the VC table lookup to send the new VPI/VCI values into the reassembly queue.
- ATM reassembly component will de-queue and reassembles the cells into AAL5 PDU. It will then be enqueued into IP queue.
- IP component dequeues the reassembled AAL5 PDU from its queue, enqueues it into destination queue (DSL Tx queue or OC-3c Tx queue or ATM Segmentation queue) determined by IP lookup and port lookup result.
- ATM segmentation component will segment the IP packet into AAL5 cells, modifies the AAL5 header (with new VPI/VCI) and enqueues these cells to DSL Tx queue or to OC-3c queue or to Q-3 traffic queue (if QoS is needed).
- DSL Tx dequeues the FR frame or AAL5 cells from its queue. It transmits MPHY chunks. For ATM, each cell will fit into one MPHY chunk. For FR, it segments the frame into MPHY chunks.



- OC-3c Tx dequeues the ATM cells and transmits them over the line.
- If QoS is needed, packets will be enqueued to Q-3 traffic queue from ATM Segmentation for applying various QoS parameters. Q-3 TMC provides marking/dropping, policing and traffic shaping for the packet based on configured traffic parameters. Q-3 TMC will en-queue the conformant packets into QMU queue. Non-conformant packets will be discarded.

8 Network processor components

This section describes each of the features of the applications in detail and explains how each component or resource within the NP is used to provide the applications' features.

The Executive Processor RISC Core (XPRC) is a general-purpose processor that provides management, control, and exception processing functions. The XP controls NP boot up, configuration, and initialization of all system components.

The Channel Processors (CPs) are the components most closely associated with processing data from a physical interface. There are 16 CPs organized as four clusters, each of which contains four CPs. Each cluster performs several functions that aid in the processing of data packets.

8.1 XP

The XP program is partitioned into distinct 'initialization' and 'main' executables. After loading and running the initialization executable, the main executable is loaded and overlayed on the initialization executable, reducing the IMEM used at run-time. This partitioning scheme uses the available IMEM resource to its fullest.

8.1.1 Initialization Program

The initialization executable performs service initialization, configures system resources, and loads the CPs. In particular, the initialization executable does the following:

- Allocates buffer pools.
- Allocates and configures queues.
- Configures the fabric port
- Configures the PHY interfaces
- Loads the CPs
- Defers to the main XP executable program

8.1.2 Main Program

The main executable completes any necessary initialization and starts the CPs before entering the main loop. In particular, the main executable does the following:

- Initializes the CRC correction table
- Starts the CPs and enables the fabric port.
- Starts some of the SDPs
- Initializes the OAM processing component



- Initializes the host communication component
- Enters the main loop

The main loop within the XP performs processing for OAM handling described in section "OAM processing" and host communication for updating statistics.

8.2 OAM Processing

OAM cells received by the DSL CPs or OC-3c CPs are forwarded to the XP for processing. OAM support in the application includes the following:

- Forward Performance Monitoring Receive Monitoring
 - Blocks of user cells on a limited number of VCCs (128) are monitored for errors per flow. A BIP-16 is generated for all the cell payloads for each block where the block size is configurable. The block size is defaulted to 128 cells.
 - The receiver checks the parity on the received block data and compares its results with the received BIP-16. The number of errors is determined and written to a statistics counter for the indicated VC.

OAM processing uses the <u>ATM VC table</u>.

8.2.1 SDP

The DSL and OC-3c CPs support OAM performance monitoring. The SDP processors on the CPs do the following:

8.2.1.1 RxSync

The RxSync processor performs the following OAM functions:

• Determines the CRC-10 for each cell received (regardless of whether the cell is OAM or not) and forwards a pass-fail notification to the RxByte processor.

RxSync is not configurable through its control space.

8.2.1.2 RxByte

The RxByte processor performs the following OAM functions:

- Determines whether an F4/F5 OAM cell has been received and indicates this in extract space
- Writes cell payload overhead to extract space.
- Forwards CRC-10 pass/fail indication to the RC through extract space
- Determines the BIP-16 value on each cell received and writes this value to extract space.
- Determines whether a user cell has been received and writes this information to extract space

8.2.2 RC

The RC performs higher level processing of data packets to support OAM – FPM.





8.2.2.1 Initialization

During initialization, the 128 entry OAM PM table is initialized.

8.2.2.2 Receive

The receive thread handles incoming data packets and performs OAM specific operations. Specifically, it does the following:

- Checks whether a received cell is on a VC where OAM FPM is being performed. This information is stored in the ATM VC table (the oamPm field). If this cell is a user cell, it does the following:
 - XORs the current value of the BIP-16 into OAM FPM table running total for all user cells.
 - Increments and masks the CurrentBlockValue (ranges from 0 to BlockSize-1).
- If the received cell is not a user cell, then the code checks whether an OAM cell has been received. If OAM but not of the type OAM FPM cell, the cell is forwarded to the XP. Otherwise, it does the following:
 - Compares the CurrentBip16 value with the value received in the OAM FPM Cell. If these values are XOR-ed, the number of bits set indicates the number of errors. The number of bits set is determined through a lookup into a 16-byte table (where each byte in the table indicates the number of bits set for the index) for each nibble (oamPmErrTab). The information is used to update TotalBip16Errs counter.

8.2.3 Data Structures

8.2.3.1 OamPmTable

This OAM processor maintains OAM performance monitoring state information in the following data structure:

Bytes	0	1	2	3	
0	TotalBip1	TotalBip16Errs		CurrentBlockValue	
4	CurrentB	CurrentBip16		<size< th=""></size<>	
8	SeqnumExpect	Pad			

- totalBip16Errs count of BIP-16 errors calculated so far
- currentBlockValue the number of the cell in the current block
- currentBip16 the value of the BIP-16 calculated so far
- blockSize the block size (in cells)
- seqNumExpect the expected sequence number to be received
- pad unused

8.3 Statistics Management

XPRC maintains all the statistics for the DSLAM applications. It passes the statistics storage pointer to the CP's at initialization. CPs update the statistics maintained in XPs



at run time. Host reads the statistics from XPs DMEM, needed by statistics console command.

For each DSL link, either ATM or FR statistics are maintained. IP statistics are also maintained for each DSL links. Given below are list of statistic fields for ATM, FR and IP.

List of ATM statistics:

- rxGoodCells Number of received ATM Cells
- rxOamCells Number of received ATM OAM Cells
- enqueueFail Number of times enqueue failed
- txCells Number of transmitted ATM Cells
- txOamCells; Number of transmitted ATM OAM Cells
- rxCongestDrops Number of ATM Cells dropped due to congestion
- rxHecErrored Number of ATM Cells having HEC errors
- rxInvalidVc Number of ATM Cells having invalid VCs

List of FR statistics:

- RxGoodFrames Number of received FR frames.
- EnqueueFail Number of times enqueue failed
- TxFrames Number of transmitted FR frames.
- CongestDrops Number of FR frames dropped due to congestion
- InvalidDlci Number of FR frames having invalid DLCI
- FcsError Number of FR frames having FCS errors
- EncapCntrlErr Number of FR frames having invalid control field
- EncapNlpidErr Number of FR frames having invalid NLPID
- FrReservedDlci- Number of FR frames having reserved DLCI value.

List of IP statistics:

- IpInReceives Total number packets received in IP module
- IpInHdrErrors The number of input datagrams discarded due to errors in their IP headers.
- IpForwDatagrams Number of input datagrams forwarded
- IpOutPayloadErrors Number of packets discarded due to payload errors
- IpOutInvalidPortErrors Number of packets discarded because its route entry mapped to an invalid egress port.
- IpOutNoRoutes Number of IP datagrams discarded because no route could be found to transmit them to their destination

XP needs 11.25 KB DMEM to support ATM/FR and IP statistics for a maximum of 192 DSL links.



8.4 DSL Rx-Tx (CP0-CP3)

CP0 to CP3 implement the MPHY interface receive processing and ATM processing for ADSL ports. CPs in this cluster receive and transmit MPHY chunks through M-2 Quad. The processing is divided into various components of the CPs. It is explained as follows:

8.4.1 SDP

8.4.1.1 RxBit

RxBit waits for a transition of the *PhyStatus0* signal to indicate valid data and the start of a chunk. RxBit is responsible for coordinating ingress processing within the cluster. For doing this, it utilizes a token to determine which bit processor should forward its data stream. The processors without the token simply sink the data stream until the *PhyStatus0* signal indicates that data is no longer valid. They then return to waiting for it to indicate valid data again.

The processor owning the token, streams the first byte of data, passes the token, and then streams the data-stream to the RxSync processor until the *PhyStatus0* signal indicates that data is no longer valid. The processor then sends an EOF marker with *Merge9* set and a frame status value. Currently there are no errors detected by the RxBit processor and it always sends a frame status value indicating success. The processing then returns to waiting for *PhyStatus0* to indicate valid data again.

The RxBit processor does not currently use any control space information from the CPRC.

8.4.1.2 RxSync

FR RxSync:

RxSync processor is not used for FR frames, it simply streams all data received to the RxByte processor.

ATM RxSync:

RxSync accumulates CRC-10 and forwards all the cells to RxByte along with CRC-10 flag. This flag eventually makes its way to CP, which will discard all errored cells.

8.4.1.3 RxByte

ATM RxByte:

For ATM cells, RxByte performs the following functions:

- Processes M-2 CA Header. It strips off the sequence number and frame length from the M-2 header and write them to extract space.
- Pushes the VPI, VCI, and DSL channel ID through a shift and mask function that produces a Virtual Channel (VC) Index.
- Issues a ATM VPI/VCI lookup request to the TLU.
- It then writes the following fields into Extract Space:
 - Payload Type Indicator (PTI) and Cell Loss Priority (CLP)
 - Generic Flow Control (GFC)
 - o VPI
 - o VCI



- Encoded PTI (an internal representation of the "type" of cell such as User or OAM)
- Maintains congestion drop count (that is, how many intermediate cells were dropped)
- The remainder of the frame is streamed using a 4-byte deep pipeline. The pipeline is used to avoid streaming the 3 bytes of M-2 CA trailer and the 1byte frame status from RxBit.
- Verifies CRC-10 and places result into extract space

FR RxByte:

For FR frames, RxByte performs following activities:

- At the beginning of processing, the RxByte reports a count of any frames dropped by RxByte due to CPRC unavailability (i.e., CPRC hadn't released a scope yet)
- Waits for valid data. Simply monitors the FIFO from RxSync for valid data bytes.
- Processes M-2 CA Header. Strips off the sequence number and frame length from the M-2 header and writes them to extract space.
- Reads the chunk type and channel type into extract space
- For SOP FR chunk, first five bytes of FR header will be fetched into extract space. These bytes contain address, control, DLCI field and NLPID value of the header. It then sets L1 done for RxCPRC and sends the remaining bytes of payload of the chunk to DMEM.
- The protocol field is checked for IP protocol. If it is not IP, a frame status of Unknown Protocol is written to extract space and the rest of the frame is simply streamed to the buffer and not parsed.
- For non-SOP M-2 chunk, it sets L1 done for RxCPRC and sends the remaining bytes of payload of the chunk to DMEM.
- When data9 is received, it writes the chunk status code to extract space and switches scope.
- Streams the payload. The remainder of the frame is streamed using a 4byte deep pipeline. The pipeline is used to avoid streaming the 3bytes of M-2 CA trailer and the 1byte frame status from RxBit.
- Checks Status Bytes. The status bytes from RxBit and the M-2 CA are processed and the frame status in extract space is updated with any errors indicated. If there are any errors indicated, the CRC check will not be performed.
- Checks CRC. RxByte feeds the incoming stream through a CRC accumulator as it is processing the frame. After it has fed the CRC field from the M-2 CA trailer through the accumulator, the value of the accumulator is checked to determine if there has been any data corruption. Note, the status byte from RxBit should not be fed through the CRC accumulator. If any CRC errors are detected, the frame status in extract space will be updated to reflect the error.
- In order to ensure that the final byte streamed to the buffer has been written, RxByte must delay 10 clocks after the last byte was streamed before switching scope to give the DMA time to complete the action.
- RxByte now switches to the other scope and checks whether the CPRC has released it yet. If the CPRC has already released the new scope RxByte starts



over with the Report Dropped Frames step. Otherwise, it continues with the next step.

• Waits for scope ownership. While RxByte is waiting for the CPRC to release a scope, it continues to read any incoming data on the FIFO and discards the bytes read. It keeps track of how many frames are received in the discarded data and reported the count to the CPRC when scope is available.

8.4.1.4 TxByte

The major activities of the TxByte processor are to transmit the M-2 CA header and the trailer bytes. Each activity is described below:

- M-2 CA Header: TxByte generates and outputs the sequence number and frame length fields of the M-2 header based on data from merge space.
- M-2 CA Trailer: TxByte generates and outputs a status field indicating a good frame and outputs the CRC-16 field based on the value read from the CRC accumulator.

The TxByte processing can be broken down into the following sequential steps:

FR TxByte:

- TxByte waits for valid data to appear in the FIFO from the CPRC.
- Once valid data is present, it initializes the CRC accumulator and begins processing the data. All data bytes output by the processing will also run through the CRC accumulator.
- It generates and outputs the sequence number and frame length fields of the M-2 header based on data from merge space.
- Stream bytes from the FIFO until it receives an indication that there is no more valid data in the FIFO (that is, Data9).
- Generates and outputs a status field indicating a good frame and outputs the CRC field based on the value read from the CRC accumulator.
- Now switches to the other scope of merge space.

ATM TxByte:

After receiving a cell, TxByte process formats the cell and sends it away to large FIFO. Following are the functions preformed by TxByte.

- Merge in ATM header, the information from the merge space. In DSLAM application, it does not generate HEC (Header Error Check) because the framer takes care of HEC calculation.
- Passes token by asserting data9
- It now streams bytes from the FIFO until it receives an indication that there is no more valid data in the FIFO (that is, Data9)
- CRC10 is appended to the end of the payload that totals 48 bytes.

8.4.1.5 TxBit

• TxBit waits for an indication of valid data in its FIFO. While there is no valid data, it will transmit idle characters to the M-2 CA. It does not matter what character is



used for idle as long as the transmit enable signal (Data9) is not asserted when the character is transmitted.

- Once valid data is present in the FIFO, TxBit asserts the transmit enable signal and begins streaming the data from the FIFO to the M-2 CA.
- Once the FIFO is emptied of valid data, the TxBit processor de-asserts the transmit enable signal.

8.4.2 RC

The RC component uses two threads to perform its task, namely, an input thread and an output thread. The initialization code starts the two threads. Each of these is described next.

8.4.2.1 Initialization

The RC component of DSL CP does the following things during its initialization:

- Creates the input and output threads.
- Initializes the ATM and IP route lookups launched by the SDP, for ATM cells and FR frames, respectively.
- Initializes both scopes by giving the SDP ownership
- Starts the SDP.
- Jumps to the first thread

8.4.2.2 Input Thread

ATM Rx:

This component in DSL Rx CP handles ATM cells. Specifically, it does the following:

- Waits for ATM VPI/VCI lookup to complete
- Lookup failure causes the cell to be dropped and a statistics counter is incremented.
- Allocates new buffer and initiates payload transfer from DMEM to SDRAM.
- Builds descriptor with forwarding information from lookup response
- Waits for payload transfer to complete.
- Determines whether OAM FPM is being performed on this VC. If so:
 - For user cells, read the current BIP16 value from extract space and XOR with current value. Update OAM fields.
 - For OAM FPM cells, check BIP16 and maintain count of total BIP16 errors.
- For cells other than AAL-5, it launches port table lookup.
- Waits for port lookup to complete
- En-queues descriptor to egress queue or QoS queue indicated by port lookup result
- For AAL-5 cells, the cells are queued to reassembly module

FR Rx:

This component in DSL Rx CP handles FR frames. Specifically, it does the following:

• Waits for L1 done so that SDP has completed the header processing and put the necessary information into extract space.



- Makes the pointer (chRxCBPtr) point to DSL Rx Control block in DMEM. ChRxCBPtr will depict the M-2 chunk reassembly information in DMEM.
- Processes chunk based on chunk type (flow control or user) in extract space after checking for errors.
- For SOM chunk,
 - Allocate new buffer for reassembling the FR chunks
 - Destination queue will be the FR queue.
 - Get the FR header information by properly interpreting the extract space.
 - Write the FR header into DSL Rx channel control block (chRxCBPtr).
- Initiate the payload transfer from DMEM to SDRAM if no error is indicated in chunk. Update the buffer offset in DSL Rx channel control block (chRxCBPtr) by incrementing it with chunk length.
- For non-SOM chunks, retrieve reassembly state information (buffer handle and buffer offset) from Rx channel control block (chRxCBPtr) and initiate the payload transfer from DMEM to SDRAM if no error is indicated in chunk. Also, update the buffer offset in the control block (chRxCBPtr).
- For EOM chunk, build the descriptor with buffer handle, buffer length and FR header (DLCI value). En-queue it to the FR queue.

8.4.2.3 Output Thread

The output thread handles outgoing cells or datagrams. Specifically, it does the following:

- Check channels in a round robin manner for credits available (chFlowChunksAvail).
- Get state information for current channel i.e. get the pointer chTxCBPtr which points to DSL Tx channel control block in DMEM. This control block will contain the segmentation state information.
- If chFlowChunksAvail is true, check whether this channel is in the process of segmenting the PDU into M-2 chunks i.e. transmitting the chunks of a PDU. If it is so, the next chunk of PDU will be transmitted.
- If no segmentation is in progress, the incoming descriptor will be de-queued from its queue. Note that the descriptor would have been en-queued by
 - FR module (CP13 and CP15- for FR switching)
 - ATM segmentation (CP8 and CP10)
- After de-queuing, the segmentation state will be updated with the values fetched from descriptor. Segmentation state values to be updated are: Buffer Handle, Buffer offset, length and port buffer type taken from incoming descriptor. Offset will be filled as zero
- PortBufferType will be checked to determine the incoming module i.e. from which module it has come (BT_ATM or others) so that it will segment the PDU accordingly.
- If portBufferType is BT_ATM, it is an ATM cell and hence will be switched. If portBufferType is other than BT_ATM, the frame needs to be segmented into number of chunks based on the channel length in chTxCBPtr.
- For segmenting into chunks, chunk length (1 64 bytes) will be calculated based on offset in ChTxCBPtr (for first chunk, the offset will be 0). Also if chunk



length is less than 64 bytes, it will set the EOM flag stating that it is the last chunk.

- The offset in chTxCBPtr will be incremented by chunk length for the next chunk.
- It waits for the scope to be available from SDP.
- It fills the merge space with chanId_chanType, chunkLength and userInd.
- For ATM, fills cell header also into the merge space.
- It then waits for payload transfer of previous chunk to complete.
- It initiates the payload transfer from SDRAM to DMEM for that chunk.
- For EOM chunk, it frees the buffer associated with previous chunk and resets the state information (in chTxCBPtr) for the new PDU.

8.4.3 Data Structures

8.4.3.1 Extract Space

RxByte writes information about data-grams into extract space for the RC. typedef struct {

int8u	channelld;
int8u	chanType;
int8u	sequenceNumber;
int8u	chunkStatus;
int8u	chunkHeader;
int8u	chunkLength;
int8u	frameStatus;
int8u	congestionDrops;

union {

```
struct {
  typedef struct {
        int32u VpiVci : 28;
        int32u PtiClp : 4;
       } CellHdr;
  int16u
               bip16;
  int16u
              vccIndex;
               pduHdrStatus;
  int8u
  int8u
               encodedPti;
  int8u
               camValue:
              flags:
  int8u
  int8
               crc10Indicator;
  int8u
               pad1;
} atm;
struct {
       typedef struct
       {
                 int16u dlci;
                 int8u fecn; // congestion control bit
                 int8u becn; // congestion control bit
```



DSLAM Application Note

// congestion control bit (discard eligibility) int8u de: // control and response field bit int8u cr: int8u ea0; // extended address bit0 int8u ea1: // extended address bit1 } FrHeader; int8u userInd: int8u chunkLength; crcInd: int8u bufferType; int8u

} chunkType; int8u pad2[42];

} fr;

} DSLExtract;

The explanations for the above-mentioned fields will be as follows:

- Channel Id: -M-2 Channel Id. 8-bit field is used to store an identifier representing DSL channels
- chunkStatus: This field indicates that M-2 has encountered error coming from the framer.
- chunkHeader: Header field values of the M-2 chunk.
- ChunkLength: length of the M-2 chunk
- ChanType: M-2 Chunk type. It can be ATM cell or FR frame based on the DSL channel configuration
- Sequence Number: This field is used as chunk sequence number, which is checked to assure that there are no lost packets
- FrameStatus: Indicator of framing error, CRC error, and so on
- CongestionDrops: -16bit count of the number of PDUs dropped since last extract ownership (i.e. the number dropped by the RxSDP due to congestion on the part of the CPRC
- VpiVci and PtiClp: Outgoing ATM header to apply to cells
- VccIndex: 16bit entity containing the VccIndex used for the TLE request launched by the SDP
- pduHdrStatus: GOOD_HEC_CELL (0x00) or IDLE_UA_CELL (0x01) or BAD_HEC_CELL 0x80
- encodedPti: field to identify the ATM payload type
 - camValue: Value used to cam are
 - o 0xF4 OAM cells
 - o 0xF5 OAM/RM cells
- Flags: Flag indication that current connection is valid.
- crc10Indicator: Non-zero Indicates CRC10 error. Only valid for OAM/RM cells, don't care for all other.
- FrHeader: FR header values containg DLCI (data link connection identifier), congestion control bits (Fecn, Becn, discard eligibility, control and response field bit) and extended address bits (ea0, ea1)
- UserInd: user indicator (BOM/COM/EOM)



• crcInd: - CRC indicator (for CRC16 or CRC32 calculation)

8.4.3.2 DSL Rx Control Block

The state maintained (in DMEM) for each M-2 chunk has the following data structure. Note that this structure is used only in the case of FR and not in the case of ATM because ATM can be fit in single M-2 chunk:

Byte Offset	0	1	2	3
0	chBufHandle			
4	chBufOffse	chBufOffset chDestQ		stQ
16	chHeader			

typedef struct {

BsBufHandle	chBufHandle;
int16u	chBufOffset;
int16u	chDestQ;
int32u	chHeader;
} DSLRxCB;	

The explanations for the above-mentioned fields will be as follows:

- chBufHandle: specifies the handle of the reassembled buffer.
- chBufOffset: specifies the offset in the reassembled buffer.
- chDestQ: destination queue where the EOM chunk will be en-queued.
- chHeader: Chunk header. This field corresponds to ATM 'cellHeader' in the case of ATM chunks and FR header in case of FR frames.

8.4.3.3 Descriptor Structure

The following is the data structure of the descriptor to be en-queued.

Byte Offset	0	1	2	3
0	bufHandle			
4	Ler	Length Port_bufType		
8	AppData			
12	AppData			

typedef struct {

BsBufHandle bufHandle; int16u length; int16u port_bufType; union { int8u byte[8]; int16u hword[4]; int32u word[2]; AtmDescData atm;



FrDescData frameRe: SegDescData seg; } appData; } DescriptorMsg;

The explanations for the above-mentioned fields will be as follows:

- bufHandle specifies the handle of the reassembled buffer. •
- length specifies the chunk length. •
- port_bufType specifies the input port and buffer type of the next module.
- appData Application specific data (FR/ATM). The structures are defined in the relevant sections.

8.4.3.4 Merge space

The RC writes information about datagrams into merge space. The data structure of merge header looks like following.

```
typedef struct {
         int8u chanType;
         int8u chanId;
         int8u userChunkLength;
         int8u userInd;
       union {
              struct {
                     int32u
                               Frheader;
              } Fr;
              struct {
                     typedef struct {
                             int32u VpiVci: 28;
                             int32u PtiClp: 4;
                     } CellHdr;
                     int8u payloadType;
              } atm;
       } frAtm:
       struct {
                     int8u
                            cpChen;
                     int8u
                            numChunks;
                            chunkSeq;
                     int8u
                     int8u
                             pad;
       } m2MPHYHeader;
```

} DSLMergeSpc;

The explanations for the above-mentioned fields will be as follows:

- Chanld: Channel ID representing the egress DSL channel. •
- chanType specifies the channel Type (ATM/FR)
- userChunkLength chunk length (1-64 bytes for FR frames and 53 for ATM cells)
- userInd specifies the user chunk indicator (SOM/COM/EOM)



HCL TECHNOLOGIES HCL

- CellHdr ATM Cell header for outgoing cells
- payloadType Raw, Discard Header
- Frheader header field values for FR frames
- CpChen: MPHY cluster/channel information
 - o cp_id[7:6]
 - o reserved[5:4]
 - o chunk_type[3:2]
 - channel_id[1:0]
- numChunks: MPHY number of chunks that current packet devides into.
- chunkSeq: MPHY initial chunk sequence number.

8.4.3.5 DSL Tx Control Block

The state maintained (in DMEM) for segmentation on each outgoing DSL channel is stored in the following data structure:

Byte Offset	0	1	2	3
0	chBufHandle			
4	chBufOffse	t chLength		
8	ChFlowChunksAvail	Pad		

typedef struct {

BsBufHandle chBufHandle; int16u chBufOffset; int16u chLength; int8u chFlowChunksAvail;

} DSLTxCB;

The explanations for the above-mentioned fields will be as follows:

- ChBufHandle: specifies the Buffer handle that has to be transmitted.
- ChBufOffset : specifies the offset of the chunk in the buffer.
- chLength: specifies the chunk length.
- ChFlowChunksAvail: specifies the counts of credits available to each DSL channel.
- Pad: unused

8.4.3.6 Ring Bus Slots

DSL Rx CP needs to launch lookups in following tables for various packet processing:

• ATM VC Table and Port Table.

ATM VC table lookup uses these slots:

- ATM VC request slot
 0
- ATM VC response slot
 0

Port table lookup uses these slots:

- Port table request slot 1
- Port table response slot 4



8.5 OC-3c ATM/FR CP (CP4-CP7)

CP4 to CP7 implement the OC-3c ports for the DSLAM application. These ports are used to receive and transmit ATM cells / FR frames, based on the configuration.

There are different code images running on following components of these CPs: RxBit, RxSync and TxBit.

Based on the configuration updated by Host, XP loads the appropriate images on these processors. However, RxByte, TxByte and CPRC run the same image but execute different flows of code for ATM cells and FR frames.

The CPRC module consists of two functions, namely Oc3Rx and Oc3Tx running in two separate contexts. The Rx context receives cells/frames from the SDP and forwards them. The Tx context feeds cells/frames into the SDP for transmission. This CP also performs <u>OAM processing</u>.

8.5.1 SDP

8.5.1.1 ATM RxBit

The ATM RxBit processor extracts a bit stream from the PHY and passes it to SONET processor which strips off all the SONET overhead data. The RxBit is also responsible for detecting a SONET frame and notifying the SONET framer that it has found the correct A1/A2 sequence.

8.5.1.2 FR RxBit

The FR RxBit does the following:

- Flag (0x7E) detection and packet extraction.
- Frame discard on detection of 7 or more consecutive 1's; notify this error to CPRC through extract space. Search for next Flag.
- Bit destuffing (removing 0 that occures after 5 consecutive 1's)
- Checking the packet alignment (packet remain byte boundary aligned after destuffing)

8.5.1.3 ATM RxSync

ATM RxSync sends a payload type indication byte to RxByte stating that it has received an ATM cell. After the SONET framer strip SONET overhead, RxSync then extracts cells through Header Error Control (HEC) recognition. Immediately after successful cell header recognition, RxSync starts de-scrambling cells and checks to see if the cell is unassigned/idle (VPI=0 and VCI=0). If so, then the cell is discarded, and no further processing is necessary. All the other cells are forwarded to RxByte along with CRC10 flag. This flag eventually makes its way to CP that will discard all errored cells. The RxSync process gets its configuration parameters from control space as defined in section <u>ATM RxSync Control Space</u>.



Semiconductor, Inc

0

eescal

DSLAM Application Note

8.5.1.4 FR RxSync

FR RxSync sends a payload-type indication byte to RxByte indicating that it is a FR frame. It then streams the bytes of the frame to RxByte. RxSync control space is not configurable from RC.

8.5.1.5 RxByte

The RxByte processor receives a byte, which indicates that the incoming packet is an ATM cell or FR frame. Accordingly, RxByte performs the Byte-stream processing as follows:

ATM RxByte:

It parses the cell header to determine the cell type. When a cell arrives at the RxByte processor, it performs the following sequence of operations:

- Creates an ATM VC table lookup key using the cell header and the port number
- Examines the PTI field of the ATM header to determine the cell type, which may be user data, OAM, RM. This is done using a CAM match on the PTI bits.
- For all user data cells, a VC table lookup is launched
- Writes the cell header and cell status to the extract space

The XP configures each ATM port with a unique port number. RxByte is configured through control space as defined in section <u>RxByte Control space</u>. The RxByte processor writes information about incoming cells into extract space for the RC to use in its processing. The data structure is described in section <u>Extract Space</u>

FR RxByte:

For FR frames, RxByte processor fills the extract space with FR header field values and streams the payload into the buffer. The RxByte processor performs the following functions as part of the FR frame processing:

- Waits for a receive scope for extract space to be available.
- Receives bytes
- Launches a lookup based on the DLCI value in the FR header
- Streams the bytes into buffer
- When data9 (i.e., ninth bit is set in the incoming payload) is received, switches scope for extract space.

8.5.1.6 TxByte

TxByte waits for valid data to appear in the FIFO from the CPRC. Once valid data is present and RC releases the merge space scope, it reads from merge space whether the packet, which has to be output, is an ATM cell or FR frame. Accordingly, it performs following activities:

ATM TxByte:

After receiving a cell, TxByte formats the cell and sends it to the large FIFO. It performs the following sequence of operations on every cell given to it for transmit:

- Read the cell header from the merge space and transmit it.
- Read the txType indicator. If it indicates an OAM cell, CRC-10 should be accumulated on each byte of the payload data.



- Read payloadLength field from the merge space and transmit that many bytes of payload data.
- If it is an OAM cell, append the accumulated CRC to the end of the payload.

FR TxByte:

- It initializes the CRC accumulator and begins processing the data. All data bytes output by the processing will also run through the CRC accumulator.
- Stream bytes from the FIFO until it receives an indication that there is no more valid data in the FIFO (that is, Data9).
- Now switches to the other scope of merge space.

8.5.1.7 ATM TxBit

ATM TxBit monitors the data stream for out of frame signal and transmits the data to the output FIFO as a bit stream. TxBit is not configurable through control space.

8.5.1.8 FR TxBit

FR TxBit performs following activities:

- Flag Generation (0x7E): Flag is sent as frame boundaries for every frame that is sent and during the idle time when there are no packets to send on the wire.
- Ensure that the Flag (0x7E) and the abort bytes (7 or more consecutive 1's) are not generated within the FR packet.
- Bit stuffing: To insert 0 after every five consecutive 1's that are read within byte of a packet. Five 1's needs not be byte aligned. This sequence can appear anywhere in the bit streams.
- Continuous transmission of flag (0x7E) bytes when there is no data to send

8.5.2 RC

The RC performs higher level processing of ATM cells or FR frames to determine where the packet descriptor that contains information about the packet and the buffer id to the actual packet in memory, needs to be sent next. The threads that run on the Oc3RC are described below.

8.5.2.1 Oc3Receive

Based on the information from the extract space, Oc3Receive starts processing the packet. It checks whether the incoming packet is an ATM cell or a FR frame. Accordingly, it processes the packet as follows.

ATM Rx:

The ATM Rx function waits for results of the ATM VC table lookup launched by the RxByte. Depending on the results of this lookup the cell is forwarded to AAL5 RAS CP or ATM switched. It performs the following sequence of operations on each cell:

- Wait for an Rx scope, read the cell header, and cell status when the scope becomes available. If the cell status is set to an error, then the current cell is discarded.
- A message descriptor is created with bufType set to BT_ATM and the buffer handle referring to the buffer handle of the newly arrived cell.
- If the cell status field indicates that this is an OAM or RM cell, it is forwarded to the XP.



- Wait for the ATM VC table lookup to return. This lookup contains information on how the cell should be treated. If the AAL5 flag bit is set in the flag field of the TLU lookup result, the cell is forwarded to the RAS CP.
- If no flag bits are set, this cell needs to be switched out to another ATM port. The
 egress cell header from the VC table is written into the ATM cell header field of the
 message descriptor. The CPRC then launches a port table lookup on the egress port
 returned in the VC table lookup. The destination queue is determined from the port
 table lookup and the cell is forwarded on to that queue.

FR Rx:

The FR Rx function does the following activities:

- It waits for the DLCI lookup response. If the lookup fails, silently drop the packet.
- Based on the FR table lookup response, the next level processing is identified (IP forwarding or FR switching).
- For IP packet, builds the descriptor with the appropriate fields and enqueue it to IP module.
- For the packet to be FR switched, it then queues the packet to FR queue for further processing.

8.5.2.2 Oc3Transmit

Based on the information from the descriptor, Oc3Transmit starts processing the packet. It checks whether the outgoing packet is an ATM cell or a FR frame. Accordingly, it processes the packet as follows.

ATM Tx:

The ATM transmit function runs the following sequence of steps:

- Wait for a cell to arrive on the input queue. Dequeue it, read the cell header, and cell type.
- Allocate a Tx scope and copy the cell header, cell type and payload length in the merge space.
- Release the Tx scope thus starting the TxByte operations on the cell.

FR Tx:

The FR transmit function runs the following sequence of steps:

- Wait for a frame to arrive on the input queue. Dequeue it, read the FR header fields.
- The FR header has already been encapsulated by the FR CP
- Allocate a Tx scope and fills the merge space with header fields.
- Release the Tx scope thus starting the TxByte operations.

8.5.3 Data Structures

8.5.3.1 ATM RxSync Control Space

The RxSync processor is configured through a structure in control space. The data structure has the following format:

Byte Offset	0	1	2	3
0	DeltaCnt	alphaCnt	state	pad





- deltaCnt specifies the number of cell header errors that the RxSync will tolerate before declaring a synchronization loss on the OC-3c link
- alphaCnt specifies the number of good cells that should be seen before RxSync goes in the ATM sync state
- state tells the current state of the link.
- pad unused

8.5.3.2 RxByte Control Space

The RxByte processor is configured through a structure in control space. The data structure has the following format:

Byte Offset	0	1	2	3
0	portNumL	portNumU	pad	
4	pad			

- portNumL lower half of the port number corresponding to this CP
- portNumU upper half of the port number corresponding to this CP
- pad unused

8.5.3.3 Extract Space

RxByte writes information about received cells/frames into extract space for the RC to use in its processing. The data structure has the following format:

```
typedef struct
       int8u
              packetType;
       union {
              typedef struct
              {
                int16u dlci;
                int8u fecn; // congestion control bit
                        becn; // congestion control bit
                int8u
                int8u de; // congestion control bit (discard eligibility)
                int8u cr;
                             // control and response field bit
                int8u ea0: // extended address bit0
                int8u ea1; // extended address bit1
              } FrHeader;
              typedef struct
                 CellHeader cellHeader:
                int16u
                             vccIndex:
                int8u
                             pduHdrStatus;
                int8u
                             congestDrops;
                int8
                             crc10Indicator;
                int8u
                             encodedPti:
                int8u
                             camValue;
                int8u
                             pad1;
```



} AtmHeader; } packetInfo;

} extractSpc;

- packetType: To determine RC that incoming packet is an ATM cell or a FR frame
- FR header: FR header values, containing DLCI (data link connection identifier), congestion control bits (Fecn, Becn, discard eligibility, control and response field bit) and extended address bits (ea0, ea1)
- ATM header:
 - o cellHeader the received cell header
 - o vccIndex unused
 - pduHdrStatus indicates success or error code following header processing
 - congestDrops count of cells dropped due to congestion (RxByte could not get scope)
 - o crc10Indicator indicates whether or not the CRC-10 value was corrent
 - o encodedPti the PTI field from the cell header
 - camValue used for OAM debug
 - o pad unused

8.5.3.4 Merge Space

The RC writes information about outgoing cells/frames into merge space for TxByte to use in its processing. The merge space is very specific to ATM cells as the FR frames do not need any processing at the TxByte level. They are streamed out to FR TxBit, which performs HDLC framing and Bit stuffing for FR frames.

The data structure has the following format:

Byte Offset	0 1 2 3			
0	cellHeader			
4	payloadLength txType packetType			packetType

- PacketType: To determine TxByte whether the outgoing packet is an ATM cell or FR frame. If it is an ATM cell, then the merge space fields hold following meanings:
 - cellHeader the outgoing header for ATM cells
 - payloadLength negated payload length of the ATM cell, should always be –48
 - txType non-zero for OAM cells, in which case CRC-10 is applied
- pad unused

8.6 IPv4 (CP12 & CP14)

CP12 and CP14 implement the IPv4 (Layer 3 forwarding) component for the DSLAM application. IP routing is the process of forwarding IP frames at layer 3 based upon the IP Destination Address (IP DA). An advantage of IP routing is that it can be used between dissimilar network media types. This application covers IP routing over ATM or Frame Relay.

Assumptions and notes for use:

- IP header options will not be recognized.
- IP Fragmentation and reassembly not supported



- Lookup is launched on the IP DA.
- Application generates two types of ICMP messages, which are based on the events that happen in the data path:
 - o ICMP Time exceeded
 - ICMP destination unreachable

The IP address is provided to the XP via the appData parameters in the shared HCA (Host Communication Area) structure. The XP passes this address to the CP in the initialization descriptor. The CP uses this as the IP source address for all NP generated ICMP messages.

8.6.1 SDP

The SDP is configured for byte level re-circulation. The SDP re-circulates the IP packet to remove HDLC/FR encapsulation (if present) and validates the IP header. It also launches the IP destination address lookup to retrieve forwarding parameters for the datagram.

8.6.1.1 TxByte

The TxByte processor performs the following functions:

- Receives IP datagram from BMU through DMEM
- Based on the Buffer Type, the following operations are done:
 - o BT_HDLC/BT_FR: strips the respective headers and does IP parsing
 - BT_IP: Parses the IP header
- Sends control information about the datagram to RxByte processor, including the buffer handle, buffer type, and input port.
- Sends the IP datagram to RxByte processor
- Sends an end of packet byte which indicates errors if non-zero
- Switches scope and waits for more data to be available in DMEM.

The RC writes information about datagrams needing re-circulation into merge space for TxByte processor to use in its processing. The data structure is defined in section <u>Merge</u> <u>Space</u>. TxByte processor is not configurable through control space.

8.6.1.2 RxByte

The RxByte processor performs the following functions:

- Waits for a receive scope to become available.
- Receives control information from TxByte processor and places it in extract space.
- Validates the IP header including version and header length and IP checksum and TTL field
- If the header is valid, launches a lookup of the IP destination address
- If the header is not valid, places an error code in the header status field of extract space and does not launch a lookup.
- If no error, TTL verification and TTL decrement operations are done and checksum modification is done and updated accordingly
- Streams the remaining payload to DMEM and writes the payload status field of extract space.
- Switches scope and waits for another to become available.



HCL TECHNOLOGIES HCL

The RxByte processor writes information about recirculated datagrams into extract space for the RC to use in its processing. The data structure is defined in <u>section Extract</u> <u>Space</u>. RxByte is not configurable through control space.

8.6.2 RC

The IP forwarding component uses two threads to perform its task, namely, an input thread and an output thread. The initialization code starts the two threads. Each of these is described next.

8.6.2.1 Initialization

The IP component does the following things during its initialization:

- Creates the input and output threads.
- Initializes the IP route lookup launched by the SDP
- Initializes both scopes by giving the SDP ownership
- Starts the SDP in byte loop back mode.
- Jumps to the first thread

8.6.2.2 Input Thread

The input thread handles incoming datagrams. Specifically, it does the following:

- Monitors its queue.
- De-queues an IP descriptor.
- Increments a statistics counter
- Waits for a transmit scope to be available from the SDP.
- Fills in merge space with data from the descriptor including buffer handle and input port.
- Waits for the previous DMA transfer to complete.
- Begins the DMA transfer for the current buffer being processed
- Switch context to the next thread.
- Loops to the beginning to wait for another descriptor

8.6.2.3 Output Thread

The output thread handles outgoing datagrams. Specifically, it does the following:

- Waits for a scope to become available from the SDP
- Begins the DMA transfer from DMEM to the SDRAM buffer indicated in extract space
- Checks for header errors, and if one has occurred, drops the packet and increments ipInHdrErrors counter. If the error is because of TTL expiry, ICMP time expired message is sent to the source.
- Waits for the IP route lookup to complete and if the lookup fails, drops the packet and increments ipOutNoRoutes counter. Send ICMP destination unreachable message to the source.
- Launches a lookup of the port indicated in the IP route lookup response.



- Waits for the port lookup to complete, and if the port is invalid, drops the packets and increments ipOutInvalidPortError counter.
- Fills in a descriptor using information from the IP route and port lookups
- Waits for the payload transfer to complete.
- Check for any payload error, if so drops the packet and increments ipOutPayloadError counter.
- Sends the descriptor to the appropriate destination determined by the lookups.
- Increments ipForwDatagrams counter
- Switches context to the next thread.
- Loops to the beginning to wait for another scope to be available

8.6.3 Data Structures

8.6.3.1 Merge space

The RC writes information about datagrams needing recirculation into merge space for TxByte processor to use in its processing. The data structure has the following format:

Byte Offset	0	1	2	3
0	bufHandle			
4	port_bufType		pad	

- bufHandle handle of the buffer being recirculated
- port_bufType a bitmask defined as follows:
- o b12-5: port the input port on which this datagram was received
- b4-0: bufType the type of buffer being recirculated (could be one of BT_IPv4, BT_FR)
- pad unused

8.6.3.2 Extract Space

RxByte writes information about re-circulated datagrams into extract space for the RC to use in its processing. Entire IP header is moved into the extract space. The first 8 bytes of the data structure has the following format:

Byte Offset	0	1	2	3
0	bufHandle			
4	port_bufType		headerError	payloadError

- bufHandle handle of the buffer being recirculated
- port_bufType a bitmask defined as follows:
 - o b12-5: port the input port on which this datagram was received
 - b4-0: bufType the type of buffer being recirculated (could be BT_IPv4)

The format of the next part of extract space



Byte Offset	0	1	2	3
8	vers_hlen	tos	len	
12	id		flags_fragOffset	
16	ttl	protocol	cks	
20	srcaddr			
24	destaddr			
28-44	pad			

- vers hlen header version and length •
- tos type of service •
- len IP total length
- id identification field •
- frags_fragOffset fragmentation flags and offset •
- ttl time to live •
- protocol IP protocol
- cks IP header checksum •
- srcaddr IP source address •
- destaddr IP destination address
- Pad unused •

8.6.3.3 **Queue Descriptor information**

One queue is allocated for IP module to communicate with other CPs and XPRC. The Queue descriptor structure is as follows:

Byte Offset	0	1	2	3	
0	BufHandle				
4	Le	ength	Port_bufType		
8	appData				
12	appData				

The explanation of each field is as follows:

- bufHandle - handle to the buffer this descriptor describes
- length length of data in the buffer •
- port_bufType a bit field structure as follows: •
- b12-5: port ingress port or egress port depending on descriptor type •
- b4-0: bufType the type of buffer
- appData application specific data as defined below:

Application specific data, it is a union of

- o int8u byte[8];
- o int16u hword[4];
- word[2]; o int32u
- o AtmDescData atm:
- o FrDescData frameRe;
- SegDescData seg; 0



DSLAM Application Note

The appData field can have different interpretations depending on the outgoing interface type.

The ATM appData field has the following format:

Byte Offset	0	1	2	3
0	cellHeader			
4	VcIndex egressQueue			

The explanation of each field is as follows:

- cellHeader the cell header (VPI/VCI) to apply at the egress
- vcIndex the index associated with egress VPI/VCI
- egressQueue the egress queue, necessary as the cell passes through several processing blocks

The FrameRelay appData field has the following format:

Byte Offset	0	1	2	3
0	FrHeader			
4	EgressQueue pad			

The explanation of each field is as follows:

- FrHeader DLCI value
- EgressQueue Final Queue
- Pad unused

8.6.3.4 Counters

IP module has these counters for statistics purpose; it's stored in XPRC's shared DMEM.

S.No	Counter	Purpose
1.	ipInReceives	Total number packets received in IP module
2.	lpInHdrErrors	The number of input datagrams discarded due to errors in their IP headers.
3.	IpForwDatagrams	Number of input datagrams forwarded
4.	IpOutPayloadError	Number packets discarded due to payload errors
5.	IpOutInvalidPortError	Number of packets discarded because it route entry mapped to egress port which is invalid (or temporarily made as inaccessible)
6.	IpOutNoRoutes	Number of IP datagrams discarded because no route could be found to transmit them to their destination

8.6.3.5 Ring Bus Slots

IPv4 uses these slots:

- IPv4 route request slot 0
- IPv4 route response 0
- Port request slot
- Port response slot 2

2



8.7 Segmentation (CP8 & CP10)

CP8 and CP10 implement AAL5 segmentation module. This CP gets message descriptors with bufType set to IPv4.

8.7.1 SDP

The SDP is configured for byte level re-circulation. It streams the IP packet and accumulates CRC. For AAL5 cells, it adds the necessary pad bytes to make the SDU length a multiple of 48 and creates the trailer. It then delivers fixed size chunks of the SDU to the CPRC. On the first chunk for an SDU, the SDP launches a port table lookup, whose results are used by the CPRC to determine the destination queue. The SDP does not interleave segmentations – it completely segments one SDU and delivers it to the CPRC before proceeding to the next SDU. The SDP accumulates payload CRC for all IP packets.

8.7.1.1 TxByte

The TxByte processor performs the following operations on every packet:

- Reads the segType, pduSize and UUI from the merge space. Sends them to RxByte processor
- Read all the merge space fields following it. Send them to RxByte processor.
- Initialize a counter with the negative of payload size.
- Start sending the payload bytes, incrementing the counter for each byte sent out. Accumulate CRC for each transmitted byte. Stop when the counter hits 0xff.
- Initialize a counter with the number of pad bytes.
- Start transmitting zeroes, incrementing this counter for every zero byte transmitted. Accumulate the CRC on each zero byte. Stop when the counter hits 0xff.
- The trailer should be sent for AAL-5 SDU. Send the UUI, CPI and payload length, accumulating the CRC on all of them. Now send the four bytes of the CRC. This completes the AAL5 trailer.
- Release the transmit scope and wait for data available from the RC.

TxByte gets the payload information from merge space as defined in <u>section Merge</u> <u>Space</u>. TxByte is not configurable through control space.

8.7.1.2 RxByte

The RxByte processor performs the following sequence of operations:

- Receive the segType, pduSize and uui from the TxByte and copy them to the extract space.
- Clear the lastCell flag.
- Receive the atmEgressQueue and destQueue from the TxByte and write them to the extract space.
- Receive the egress port from the TxByte and launch a port table lookup.
- Initialize a counter Counter1 with the negative of pduSize(0xc1).
- Stream out payload bytes to the Rx stage area. Increment Counter1 for every byte transmitted. When Counter1 hits 0xff, hand the current scope over to the CPRC. If the data-9 bit is seen at any time in the payload, go to the next step. Wait for the next scope to become available and go back to the previous step.



- At the end of the payload, data the TxByte sets the Data-9 bit. When this bit is seen, set the last cell flag to true. Copy the current value of Counter1 to the numBytesLastPdu field and hand the current scope over to the CPRC.
- The packet segmentation is complete at this point, wait for more data to be available from TxByte

The RxByte processor writes information about incoming cells into extract space for the RC to use in its processing. The data structure is described in <u>section Extract Space</u>. RxByte is not configurable through control space

8.7.2 RC

The segmentation RC component uses two threads to perform its task, namely, an input thread and an output thread. The initialization code starts the two threads. Each of these is described next.

8.7.2.1 Initialization

The initialization phase in the segmentation CP does the following:

- Initializes buffer pools.
- Creates contexts for the input and output threads
- Initializes ring bus Tx message registers used by RxByte for launching port lookup.
- Setup DMA engines and initializes the SDP scopes.
- Enables the SDPs

8.7.2.2 Input Thread

The input thread handles incoming datagrams. Specifically, it does the following:

- De-queue message descriptors from the input queue
- Reads the length of the IP packet to be segmented.
- Determines the pad size
- Calculate the number of cells that would be generated for this SDU.
- Calculates the necessary pad bytes that should be added at the end of the packet to make its size a multiple of 48 bytes
- Allocates a Tx scope
- Writes the IP packet buffer handle, egress port and egress queue from the IP packet descriptor and the pad length to the merge space. Free the Tx scope, thus starting the SDP processing on this packet.

8.7.2.3 Output Thread

The output thread handles outgoing datagrams. This logical function gets ATM cells from the SDP and en-queues them to the appropriate destination queue. Specifically, it carries out the following sequence of operations:

- Allocate an Rx scope and read the extract space.
- Check the Rx scope to see if the 'new_sdu' flag is set. If set, the SDP would have launched a port table lookup. Read the egress queue from the extract space.
- Wait for the port table lookup result.



- If QoS is enabled for the port, the destination queue is the QoS queue from the port table lookup.
- If QoS is not enabled the destination queue is same as the egress queue from the table lookup.
- Create a message descriptor with bufType set to BT_ATM. Set the buffer handle to that of the cell delivered by the SDP and en-queue it to the destination queue.

8.7.3 Data Structures

8.7.3.1 Merge space

The RC writes information about outgoing packets to merge space for TxByte to use in its processing. The data structure has the following format:

Byte Offset	0	1	2	3
0	SegType	PduSize	Uui	Срі
4	PayloadLength		PadLength	pad
8		CellHeader		
12	EgressPort pad1 AtmEgressQueue			essQueue
16	Dest	Queue	F	Pad

typedef struct {

int8u segType; int8u pduSize; int8u uui; int8u cpi; int16u payloadLength; int8u padLength; int8u pad; CellHeader cellHdr; int8u egressPort; int8u pad1; int16u atmEgressQueue; int16u destQueue;

} SegMergeSpace;

- segType indicates whether the packet is to be segmented for AAL5 (SEG_AAL5)
- pduSize specifies the size of chunks into which the packet is to be segmented (always 48 for AAL5)
- uui specifies the user-to-user information
- cpi reserved, set to zero
- payloadLength size of the IP packet
- padLength number of zero bytes that need to be added to the payload
- pad Reserved
- cellHdr specifies the egress cell header to be used for AAL5
- egressPort the destination port number



DSLAM Application Note

- atmEgressQueue specifies the final queue that should be used to reach the ATM port
- destQueue specifies the immediate destination queue from the segmentation CP

8.7.3.2 Extract Space

RxByte writes information about re-circulated datagrams into extract space for the RC to use in its processing. The data structure has the following format:

Byte Offset	0	1	2	3
0	SegType	PduSize	Uui	pad
4	atmCellHdr			
8	egressPort pad1 AtmEgressQueue			ressQueue
12	destC	lueue	LastCell	NumBytesLastPdu

typedef struct

{

int8u segType; int8u pduSize; int8u uui; int8u pad;

int32u atmCellHdr; int8u egressPort; int8u pad1; int16u atmEgressQueue; int16u destQueue:

int8u lastCell;

int8u numBytesLastPdu;

} SegExtractSpace;

- segType indicates whether the delivered chunk is an ATM AAL-5 cell payload
- pduSize specifies the size of the ATM cell (always 48 for ATM AAL-5 cells)
- pad -zero for ATM cells
- uui specifies the user-to-user information that arrived with the packet being segmented
- atmCellheader specifies the egress cell header to be used for AAL-5.
- EgressPort the destination port number.
- atmEgressQueue final queue number to be used to reach the egress port
- destQueue specifies the queue number on which the cell packet should be transmitted
- lastCell specifies the end of an SDU
- numBytesLast the size of the last ATM PDU

8.7.3.3 Descriptor information

The following is the data structure of the descriptor:

Byte Offset 0	1	2	3
---------------	---	---	---



DSLAM Application Note

0	bufHandle				
4	Length	port_bufType	;		
8	appData				
typedef struct {					
BsBufHar	BsBufHandle bufHandle;				
int16u	length;				

int16u port_bufType; /* 12:5 - port, 4:0 - bufType */ union { int8u byte[8]; int16u hword[4]; int32u word[2]; AtmDescData atm;

FrDescData frameRe; SegDescData seg;

} appData;

} DescriptorMsg;

- bufHandle reassembly buffer handle
- length chunk length
- port_bufType input port and buffer type of the next module
- appData Application specific data.

The AppData in the segmentation CP is of following format:

typedef struct SegDescData_s {

CellHeader cellHeader;

int8u flags_cpsPduLen; /* 7:6 flags; 5:0 cpsPduLen */

0

int8u pad;

int16u egressQueue;

} SegDescData;

Byte Offset	0	1	2	3
0	CellHeader			
4	Flags_cpsPduLen	gs_cpsPduLen pad egressQueue		

8.7.3.4 Ring Bus Slots

The segmentation CP launches a lookup into Port Table. It uses following slots:

- Request Slot:
- Response Slot: 0

8.8 Reassembly (CP9 & CP11)

AAL5 re-assembly module is implemented in CP9 and CP11. An incoming message descriptor can have different bufType field value distinguishing between various packet types. DSLAM application supports reassembly for AAL5. Hence, bufType field set to BT_ATM is an ATM cell descriptor and needs to be processed for AAL5 reassembly.



HCL TECHNOLOGIES HCL

8.8.1 SDP

The SDP for reassembly is configured for byte level loop back. It performs CRC accumulation on the payload and initiates the DMA transaction to append the current cell packet at the end of the SDU. On the non-last cell packet, the SDP initiates a CRC table update using the XOR command in the non-last mode. The TLU CRC table is indexed by vcIndex. On the last cell for a SDU, the XOR command is used CRC Rx last mode to verify the accumulated CRC. The results come back on the ring bus and are examined by the CPRC. Specifically, functions performed by each of the components of the SDP are described below:

8.8.1.1 TxByte

The TxByte processor performs the following functions:

- Wait for Tx scope from the CPRC
- Initialize the CRC accumulator.
- Forward the rasType, eom_offset, vcCidIndex, numalignedBytes and numUnalignedByteCount to RxByte.The rasType is used by Rx CPRC to identify the different packet types (AAL5 or others). The VcCidIndex holds vcIndex value for AAL5. The eom field holds the eom flag indicating whether this is the last cell of the packet. NumUnalignedBytes will always be zero for AAL5.
- Initialize a counter Counter1 (with 0xc1) to the value of numAlignedBytes. For AAL5, this parameter is always 48. Initialize another counter Counter2 (with value 0xc2) numBytesPartialPayload.
- Start sending partial payload bytes from merge space, incrementing the Counter2 for every byte. When this counter hits 0xff, all unaligned bytes would have been sent. Accumulate the partial CRC every byte transmitted.
- Now start sending the payload bytes, incrementing Counter1 for every byte and accumulate the CRC. Stop accumulating CRC when the counter hits 0xff.
- Send the remaining payload bytes. These are the unaligned bytes and will be recirculated for the next packet. Hence, CRC should not be computed on these bytes.
- After sending all payload bytes, the partial CRC accumulated thus far is sent.
- At this point TxByte is done with processing the cell. It gives up the scope to the CPRC and waits for the next cell/packet.

The RC writes information about cells to be reassembled into merge space for TxByte to use in its processing. The data structure is described in <u>section Merge Space</u>. The TxByte processor is not configurable through control space.

8.8.1.2 RxByte

The RxByte processor performs the following functions:

- Wait for extract scope from CPRC.
- Stream the rasType, eom, vcCidIndex, pduLength and numUnalignedByteCount to the extract space. PduLength is the aligned byte count received from the TxByte.
- Make the scope available for CPRC, by setting L1_DONE flag.



- Start streaming payload into the Rx staging area. The CPRC will setup the DMA to transfer it into SDRAM to the correct offset. Use a counter to determine when the payload ends.
- Copy the last six bytes of the payload into the extract space structures for uui, cpi, length and CRC. In case this is the last cell, the CPRC will need this information for forwarding this packet to the IP CPRC. This information should also go to the staging area.
- After the payload ends, the next six bytes are the accumulated CRC. Initiate a TLU XOR command using this CRC.
- Mark the scope status flags as L2_DONE, thus giving the trailer to the CPRC.
- Wait for another scope to be available from the CPRC.

RxByte writes information about PDUs being reassembled into extract space for the RC to use in its processing. The data structure is described in <u>section Extract Space</u>. The RxByte processor is not configurable through control space.

8.8.2 RC

The reassembly RC component uses two threads to perform its task, namely, an input thread and an output thread. The initialization code starts the two threads. Each of these is described next.

8.8.2.1 Initialization

The initialization phase in the segmentation CP does the following:

- Initializes buffer pools.
- Creates contexts for the input and output threads
- Initializes ring bus Tx message registers used by RxByte for RAS CRC Table.
- Setup DMA engines and initializes the SDP scopes.
- Enables the SDPs

8.8.2.2 Input Thread

The input thread handles incoming datagrams. Specifically, it does the following:

- De-queues input ATM cell descriptors
- Checks the buffer type of the incoming AAL-5 SDU. For the bufType field set to BT_ATM the packet is an AAL-5 PDU. It fills the merge space with information required by RxByte to reassemble the ATM cells at output thread.
- Starts the DMA of the packet and releases the scope for merge space.

8.8.2.3 Output Thread

The output thread handles the outgoing reassembled AAL-5 SDUs. Specifically, it performs following activities:

• Maintains a rasList structure to track re-assembly state per VC. An array of 1024 RasList structures is maintained in DMEM. This array is indexed by the vcIndex from the ATM VC table for the input cell's VPI and VCI. The vcIndex for AAL5 VCCs is hence restricted to the range [0, 1023]. Each element of this array is initialized with a valid buffer handle and offset set to zero.



- After it receives a cell for AAL-5 reassembly, it locates its state entry in the rasList array, using the cell's vcIndex. The buffer handle in this specifies the SDRAM buffer at the end of which this cell needs to be appended. The offset specifies the length of AAL-5 SDU reassembled so far. This new cell needs to be written at the 'offset' location within the SDRAM buffer.
- Reads the extract space and updates the offset in the corresponding rasList array entry.
- If the EOM Flag is set in the extract space, the current SDU has completed. When this flag is set, the output thread performs the following operations:
 - Reads the rasType.
 - Wait for CRC results from TLU: The SDP accumulates CRC for each SDU in a TLU table, using the XOR command in CRC mode. On the last cell, the SDP issues the XOR command with CRC Rx last option. Upon getting this command, the TLU first accumulates the CRC in the command and then checks to see if the accumulated CRC indicates CRC success. It returns a ring bus success response on CRC success and a ring bus error otherwise.
 - If the response is a success, an IP message descriptor is created for the SDU. It then waits for the SDP to deliver the aal5 trailer. The trailer contains SDU length, the aal5 UUI and the CRC. It fills the length field in the IP message descriptor using the length field from the trailer and dispatches the message descriptor to the IP CPRC. It then sets the offset field in the rasList entry to zero and allocates a new buffer for the next SDU on this VCC.
 - If the response indicates a CRC failure, it means that the AAL5 SDU suffered errors in transit and should be discarded. The offset is set to zero so that the next SDU on this VC can reuse the current SDRAM buffer.
 - The descriptor in case of valid SDUs is then queued to the appropriate queue. For all AAL5 SDUs, it queues it to IPv4 module.
 - The maximum permitted SDU size is restricted to 2048 bytes in DSLAM application. If the offset field in the rasList entry exceeds 2048, the SDU is to be discarded. For an SDU that exceeds 2048 bytes, subsequent ATM cells are appended in the last 48 bytes of its buffer when the output thread finds the offset to exceed 2048, it always copies the current cell into the last 48 bytes. When the last cell for this SDU arrives, the cell is copied into the last 48 bytes and the offset is then set to zero. This effectively discards the SDU and makes the buffer available for the next SDU.
 - Frees the scope to RxSDP

8.8.3 Data Structures

8.8.3.1 Merge space

The RC writes information about outgoing packets to merge space for TxByte to use in its processing. The data structure has the following format:



Byte Offset	0	1	2	3		
0	rasType	Eom_offset	vcCidl	ndex		
4	NumAlignedBytes	NumUnalignedBytes	NumBytes	pduLen		
			PartialPayload			
8		PartialPayload				
12		PartialPayload				
16	PartialPayload					
20		PartialPayloa	ad			

typedef struct{

int8u rasType; eom_offset; int8u vcCidIndex; int16u numAlignedBytes; int8u numUnAlignedBytes; int8u numBytesPartialPayload; int8u pduLen: int8u int8u partialPayload[16]; /* Partial Payload */

} RasMergeSpace;;

- rasType 0x01 for AAL5
- eom 0x00 , if this is not the last cell and 0x80 , if it is the last cell of a SDU
- vcCidIndex the VC Index
- numAligned the number of bytes in the data stream that should be transferred to SDRAM
- numUnAligned the number of bytes in the data stream that will be transferred to the extract space
- numBytesPartial the number of unaligned bytes from the previous ATM cells
- pduLen the size of the ATM PDU
- partialPayload[16] the unaligned bytes from previous ATM PDU

8.8.3.2 Extract Space

RxByte writes information about recirculated datagrams into extract space for the RC to use in its processing. The data structure has the following format:

Byte Offset	0	1	2	3	
0	rasType	rasType Eom_offset vcCidIndex			
4	PduLength	PduLength NumUnalignedBytes pad			
8	Uui Cpi PayloadLength				
12	CRC				
16	PartialPayload				
20	PartialPayload				
24	PartialPayload				
28		PartialPayload		pad	

typedef struct {
 int8u rasType;



eom offset: int8u vcCidIndex: int16u int8u pduLength; numUnAlignedBytes; int8u reserved[2]; int8u int8u uui; int8u cpi; payloadLength; int16u int32u crc; int8u partialPayload[15];

} RasExtractSpace;

- rasType 0x00 for AAL5.
- eom 0x00 if this is not the last cell and 0x80 if it is the last cell of a SDU
- vcCidIndex VC index
- pduLength the size of the ATM PDU
- numUnAligned the number of unaligned bytes in the extract space
- pad unused
- uui user-to-user indication from the AAL5 trailer
- cpi reserved
- payloadLength size of the reassembled AAL5
- crc CRC-32 from the AAL5 trailer
- partialPayload[15] the unaligned bytes from current ATM PDU

8.8.3.3 RasList

The RasList structure is used to track re-assembly state per VC. It is an array of 1024 structures with the following format:

Byte Offset	0	1	2	3
0	BufHandle			
4	Offset			

- bufHandle the handle of the buffer in which cells are being reassembled
- Offset the offset in the reassembly buffer at which the next cell should be placed

8.8.3.4 Descriptor information

The following is the data structure of the descriptor, which is en-queued or de-queued:

Byte Offset	0	1	2	3
0	bufHandle			
4	Length port_bufType			bufType
8		appData		
12		appData		



typedef struct { BsBufHandle bufHandle; int16u length; int16u port bufType; /* 12:5 - port, 4:0 - bufType */ union { int8u byte[8]; int16u hword[4]; int32u word[2]; AtmDescData atm; FrDescData frameRe; SeqDescData sea: } appData;

} DescriptorMsg;

- bufHandle reassembly buffer handle
- length chunk length
- port_bufType input port and buffer type of the next module
- appData Application specific data.

8.8.3.5 Ring Bus Slots

The reassembly CP launches a TLU XOR command into RAS CRC table. It uses following slots for the purpose:

- Request Slot 0
- Response Slot 2

8.9 FR processing – switching (CP13 & CP15)

The frame relay processing and switching for the application are performed by CP13 and CP15. The CPs are used to re-circulate the FR frames destined for DSL Tx for transmission. Its main functions are:

- Launch lookup based on the DLCI value from the descriptor.
- Based on the response, further processing (IP forwarding / FR switching) is carried.
 For IP packet, en-queue the packet to the IP module.
- For FR switching, FR header is modified with the outgoing DLCI value obtained from FR table lookup response.

8.9.1 SDP

The SDP is configured for byte-level re-circulation. The SDP adds the FR header to the frame. The functions provided by each of its component processors are described below.

8.9.1.1 TxByte

The TxByte processor modifies the FR header based on the information given by the input thread (transmit side) of RC and transmits the remaining payload data to RxByte processor. TxByte processor performs the following functions as part of the FR recirculation:

• Reads the payload from DMEM until Data9 is received.



- Transmit the egress_queue, port_buftype and length of the packet for output thread processing.
- Reads the outgoing DLCI value from the merge space and modify the existing value in the packet with the new value.
- Set the congestion control information fields in the FR header to zero.
- Sends the FR payload data to RxByte
- Switches scope and waits for next packet to be available.

8.9.1.2 RxByte

The RxByte processor fills the extract space based on the descriptor information sent by the TxByte processor and streams the modified payload to the output thread (receive side) of the RC .The RxByte processor performs the following functions as part of the FR recirculation:

- Waits for a receive scope to be available.
- Receives the bytes from the TxByte processor
- The first two bytes of the payload contain the egress_queue. This is written to the extract space. The next two bytes contain the outgoing port information and buffer type information. This will also be written to the extract space.
- The packet length is indicated in the next two bytes. This is written to the extract space and header ready is indicated in the rxStatus register.
- Stream the remaining payload to DMEM.
- When data9 (i.e., ninth bit is set in the incoming payload) is received switches scope.

8.9.2 RC

The RC manages the FR re-circulation. All CPs that want to transmit FR frames, enqueue their packets to the FR re-circulation CP so that the FR header is modified in the frame before transmission.

8.9.2.1 Initialization

The initialization component initializes the data structures and registers used by the RC. The following activities are done during the initialization:

- Initializes the buffer pools.
- Creates input and output threads.
- Initializes the FR table lookup slots.

8.9.2.2 Input Thread

The Input thread services all the FR traffic which needs the FR header modification in the frame is queued here. This passes the frame to SDP.

- De-queues the descriptor information.
- Launch a lookup based on the DLCI value from the descriptor. If the lookup fails, silently drop the packet.
- While waiting for the response, process the next packet from the queue.



- Based on the FR table lookup response, the next level processing is identified.(IP forwarding or FR switching).
- For IP packet, build the descriptor with the appropriate fields and enqueue it to IP module.
- For the packet to be FR switched, fill the merge space with outgoing DLCI value (from the lookup response), egress_queue, port_buftype and the length of the packet.
- Initiates payload transfer from SDRAM to DMEM and switches context to the next thread
- Loops to the beginning to wait for another descriptor

8.9.2.3 Output Thread

The output thread handles the incoming packets from the RxByte processor.

- Waits for the header processing completion on the RxByte processor indicated by L1Done in the rxStatus register.
- Allocates new buffer and initiates the payload transfer from DMEM to the SDRAM.
- Creates the descriptor with buffer handle, buffer length and port_bufType information
- Enqueue the descriptor to the appropriate destination based on the egress_queue.
- Switches context to the next thread.
- Loops to the beginning to wait for another scope to be available

8.9.3 Data Structures

The merge space and Extract space structures used in the FR processing are explained below:

8.9.3.1 Merge space

The RC writes information needed for FR encapsulation and descriptor fields to be used by Rx CPRC, into merge space. TxByte processor does FR encapsulation and sends the descriptor fields to RxByte. The data structure has the following format:

Byte Offset	0	1	2	3	
0	FrHeader				
4	Port_bufType		Len	gth	
8	EgressQueue		Pad		

The explanations for the above-mentioned fields will be as follows

- FrHeader The outgoing DLCI value.
- EgressQueue specifies the final queue.
- port_buftype Outgoing interface information and the buffer type
- Length Length of the packet
- Pad unused

8.9.3.2 Extract Space

RxByte processor writes descriptor information into extract space for the RC to use in its processing. The data structure has the following format:



Byte Offset	0	1	2	3
0	EgressQueue		Pad	
4	Port_buftype		Length	1 I

The explanations for the above-mentioned fields will be as follows

- EgressQueue specifies the final queue.
- port_buftype Outgoing interface information and the buffer type
- Length Length of the packet.
- Pad unused.

8.9.3.3 Descriptor information for FR

The Rx modules will fill the FR descriptor information to be used by the FR re-circulation module for processing. The format of the descriptor will be as follows:

Byte Offset	0	1	2	3	
0	BufHandle				
4	Length PortBufType			/pe	
8	FrHeader				
			<i>.</i>		

The explanations for the above-mentioned fields will be as follows

- BufHandle Handle of the buffer being re-circulated
- Length specifies the length of the buffer.
- Port_bufType a bitmask is defined as follows:

1

- \circ b12-5: port the output port on which this datagram to be transmitted.
- b4-0: bufType the type of buffer being re-circulated and the egress port type (could be BT_IPV4, BT_FR)
- FrHeader: specifies the DLCI value and the congestion control Information.

8.9.3.4 Ring Bus Slots

FR uses these slots

- FR Request slot
- FR Response slots 2,3

8.9.4 Issues/Enhancements

- At present the congestion control information in the FR header is not processed.
- The two bytes address format of DLCI (10-bit) is supported now.
- FR module can be Extended to support three (16-bit DLCI) and four bytes (23-bit DLCI) address format of DLCI.

8.10 Fabric Port

The fabric port implements the Utopia Level 2 interface. This port handles only ATM cells. Cells received on the interface are typically forwarded to other ATM processing



blocks based on VPI/VCI lookup. The Fabric Port sends cells received from other ATM processing blocks to the UL-2 interface.

8.10.1 FpTx

The FpTx component de-queues descriptors and sends utopia cells to the UL-2 adapter. The micro-code uses information in the descriptor to construct the ATM header then transmit it. The Hardware then transmits the buffer contents specified by the buffer handle in the descriptor. Specifically, FpTx does the following:

- Sends the 4-byte ATM header provided by the descriptor
- Asserts the EOM bit in the PTI byte, if necessary
- Sends the 48-bytes of payload
- Switches to the next scope

FpTx microcode may also assist with segmentation. FpTx assumes that the PDU length is a multiple of 48 bytes, which will be the case for any PDU sent by the segmentation cluster. If the PTI field indicates EOM, then FpTx will segment the PDU and mark the PTI EOM bit appropriately in the last cell. Otherwise, FpTx sends the cell with the PTI indicating no EOM. FpTx receives information through merge space about the PDU to be sent.

8.10.2 FpRx

The FpRx component receives ATM-like cells from the UL-2 adapter, validates them, and forwards descriptors to the next ATM processing block. Every cell is considered an independent PDU and marked as FOM. The HW splits the cell into header (8 bytes) and payload (48 bytes). The lower four bytes of the header overlap are the same as the first four bytes of the payload. The micro-code parses the ATM header and launches a lookup of the VPI/VCI. If the lookup fails, the cell is dropped by the Fabric Port hardware. Otherwise, the ATM header, the STF header and lookup response data are copied into the descriptor, the HW moves the payload into a buffer, and the descriptor is placed in the queue specified by the lookup response. In particular, FpRx does the following:

- Writes the ATM header to extract space
- Writes the VPI/VCI into the TLU Tx message slot
- Sets the flow ID to a constant (0)
- Sets the segment type to first and only message (FOM)
- Sets the PDU size to a constant (52)
- Launches the VPI/VCI lookup
- Switches to the next scope

Because the FpRx is not able to preserve much state information, it is incapable of determining when the first cell of an AAL-5 PDU is received. For this reason, the FP is not able to perform the reassembly operation and so each cell is treated independently. FpRx uses extract space to store information about the incoming segment.

8.10.3 DBE

The descriptor build engine (DBE) component uses the data put into extract space by the FpRx and the results of the TLU to build a descriptor that will be queued to the next



DSLAM Application Note

block for further processing. The DBE microcode fills in the descriptor data structure when the TLU signals that the lookup has completed. If the lookup fails the DBE will drop the incoming cell.

8.10.4 Data Structures

8.10.4.1 Merge space

The FpTx hardware copies the descriptor data from the payload bus to merge space after a de-queue operation. The data structure has the following format:

Byte Offset	0	1	2	3
0	bufHandle			
4	Length		port_bufType	
8		CellHeader		
12	Appdata			

- bufHandle the handle to the buffer containing cell payload
- length length of the payload in the buffer
- port_bufType unused by the FP
- cellHeader the cellHeader to be prepended to outgoing cells, PTI indicates EOM if segmentation is desired
- appData unused by the FP

8.10.4.2 Extract Space

The FpRx hardware fills in extract space before passing control to the DBE. Extract space has the following format:

Byte Offset	0	1	2	3	
0	cellHeader				

cellHeader - the cell header from the received cell

8.11 Table Lookup Unit

The table lookup unit provides lookup table management. The TLU stores its table information in external SRAM that is managed by TLU's SRAM controller. The application creates multiple tables in the TLU for data path forwarding and state memory support. The tables are summarized below and described in detail in subsequent sections.

Table Name	Table Type	Table ID	Key Size (b)	Entry Size (B)
Port Table	Data	0	8	8
IPV4 Route Table	LPM	2	32	16
ATM VC Table	HTK	4	32	16
Reassembly CRC	Data	6	11	4
Table				
FR DLCI Table	HTK	11	21	16



DSLAM Application Note

The table fields and lookup key construction are defined in the appropriate sections where this lookup is launched.

8.11.1 Port Table

When the ingress processor launches a lookup to make a forwarding decision, the response usually returns the port number and layer 2 addresses. In order to map the port to a queue and determine if processing other than simple forwarding is needed, the ingress process must also launch a lookup in the port table. The port table is a data table with a 32-bit key, only 8 bits are significant. The key (or index) is equal to the port number.

Each entry of the table has the following format:

Byte Offset	0	1	2	3	
0	PortType	Flags	egressQueue		
4	QosQueue		pad		

The description of each field is as follows:

- portType the type of egress port (ATM orFR)
- flags a bitmap as follows
 - o b7: Valid flag indicating whether or not the port is valid
 - o b6: QoS flag indicating whether QoS must be performed on this port
 - o b4-0: reserved for future use
- egressQueue the egress queue of the packet or cell
- qosQueue the queue of the QoS processor for this packet

8.11.2 IP V4 Routing Table

The IPv4 routing table is a longest prefix match table with a 32-bit key. The key is equal to the IP destination address.

Each entry of the table has the following format:

Byte Offset	0	1	2	3	
0	port	pad	Туре	MaskBits	
4	AppData				
8	AppData				
12	pad1				

The description of each field is as follows:

- port the egress port number
- type the type of route entry (internal, local, gateway, etc.), unused
- maskBits the number of significant bytes in the key
- appData application specific data, usually contains L2 address, see below
- Pad, pad1 unused

The appData field can have different interpretations depending on the egress (outgoing interface). For example, an ATM egress would have a VPI/VCI.

The ATM appData field has the following format:



DSLAM Application Note

Byte Offset	0	1	2	3
0	EgressCellHeader			
4	EgressQueue		pad	

The description of each field is as follows:

- EgressCellHeader the cell header (VPI/VCI) to use at the egress
- EgressQueue TrafficQueue mapped to Q-3 for applying ATM TM
- pad unused

The FR appData field has the following format:

Byte Offset	0	1	2	3	
0	egressFrHeader				
4	Pad				

The description of each field is as follows:

- egressFrHeader the FR header to use at the egress.
- Pad unused

8.11.3 ATM VC Table

Every ATM cell that enters the application has its VPI/VCI looked up in the ATM VC table to determine if the cell is on a valid VC and how to process it. The ATM VPI/VCI table is a HTK table with a 32-bit key. The key is constructed as follows:

47	44	43	36	35	20	19	8	7	0
	0		VPI	VCI		0		Port	

Each entry of the table has the following format:

Byte Offset	0	1	2	3
0	Flags_egressPort VcIndex			ndex
4	EgressCellHeader			
8	Egress	EgressQueue		ufType
12	Dest	Queue	OamPM pad	

The description of each field is as follows:

- egressCellHeader the ATM cell header (not including HEC) to be applied to the cell at the egress
- vcIndex the VC index used by AAL-5 SARs to index their state tables
- flags_egressPort a bitmap as follows:
 - b15: AAL5 VC flag indicating the VC is an AAL-5 type VC
 - o b14-8: reserved for future use
 - o b7-0: egressPort the egress port from which the cell must exit
- egressQueue the egress queue of the ATM cell, this is necessary for the FP which can launch only one lookup. This also represents the trafficQueue, to be used if QoS is enabled for this egress port



- port_bufType the egress port and buffer type packaged in a way the FP can use
- destQueue the queue of the next ATM processing block, this is necessary for the FP which cannot act on TLU response data
- oamPm MSB indicates OAM processing required on this VC, remaining bits are index into local OAM table
- pad unused

8.11.4 RAS CRC Table

The reassembly CRC table stores the partial CRC result calculated during reassembly. The key is the VC index retrieved from the ATM VC table. Each entry of the table has the following format:

Byte Offset	0	1	2	3
0	Pa	ad	CrcL	ength
4	CrcPartial			

The description of each field is as follows:

- pad unused
- crcLength number of cells whose CRC has been calculated so far
- crcPartial partial CRC value calculated so far

8.11.5 FR DLCI Table

FR table is HTK table with 32-bit key. The key is formed by the concatenation of 10-bit DLCI value and 11-bit interface ID. Currently the two-byte address format is used to form DLCI (10-bit).

Bits: 20 10	Bits: 9	0
Interface ID	DLCI	

The format of each entry in the FR table

Byte Offset	0	1	2	3
0		frHe	ader	
4	flags_eg	ressPort	р	ad

The explanations for the above-mentioned fields will be as follows:

- int32u FrHeader -specifies the DLCI value and the congestion control information.
- int16u flags_egressPort a bitmap is defined as follows
 - o b15-14 : flag value set to 1 indicates the FR.
 - o b13-8: reserved for future use
 - o b7-0 :egress port -output port



8.12 Buffer Management Unit

The Buffer Management Unit (BMU) manages the C-3e NP's data buffers for payload management. The DSLAM application allocates one buffer pool per CP. The size of the buffers in each buffer pool is 4096 bytes (the buffer sizes must be a power of 2). The application configures 1024 buffers per CP.

There are several formats for the data in a BMU buffer, supported by DSLAM application. Various formats support communication between different application components. The formats are specified by an enumeration that is typically included in the buffer descriptor. The enumeration and a descriptor of each buffer type is listed:

Buffer Type	Buffer Description
BT_UNKNOWN	Contents of the buffer are unknown
BT_IPv4	IPv4 datagram
BT_ATM	ATM cell payload; length will be 48
BT_FR	FrameRelay data
BT_LAST	Place holder to define limit of buffer type enumeration

8.13 Queue Management Unit

The information provided in this section is the mapping of queues, which are used by different Channel processors. The QMU is configured to use 32 byte descriptors. The number of Queues allocated to each application block will be as follows:

Queue owner	Number of queues	Queue use
DSL Tx	64	Cluster 0 Tx processing
		which is connected to M-2
		Quad.
OC-3c Tx	64	Cluster 1 Tx processing,
		which is conentced to OC-
		3c interfaces.
IP	1	IP forwarding assistance for
		DSL channels and OC-3c
		interfaces.
Segmentation	1	AAL-5 segmentation.
Reassembly	1	AAL-5 reassembly.
FR	1	FR Tx processing.
XP	5	ATM control and host.
FP (UL-2)	32	UL-2 egress.

Communications between the application-blocks running on different Channel processors is accomplished by the source CP en-queuing a descriptor to the queue associated with the destination CP. All the QMU queues, including the inter module communication queues are mapped to Q-3 VOPs. Channel processors use extended en-queue mechanism for enqueuing packets to Q-3.





8.14 Q-3 configurations for CPs, XP and FP

8.14.1 XP Initialization

XP initialization component does the following:

- Initializes the system services. Queuing services will be initialized in external mode using qsExtendedInitialize () with descriptor size 32 bytes.
- Waits for the host message for completion of Q-3 TMC configuration.
- Configures the 128 VOPs (5 for XP, 32 for FP and remaining for CPs) using qsQueueCreate () and qsQueueConfig () functions. The VOPs will denote the QMU queues for dequeing the descriptor by other C-3e components (XP, FP and CPs). For information about number of VOPs for each component see the queue assignment information in <u>Section 8.13</u>
- Performs other initializations as mentioned in <u>Section 8.1.1</u>.

8.14.2 Host Configurations

Host is responsible to perform the Q-3 TMC configurations as shown in figure 8. It configures the following parameters in the Q-3 map.

- The total number of QMU queues assigned for CPs, XP and FP are 128 (See queue assignment in <u>Section 8.13</u>). One QMU queue will be mapped to one Q-3 traffic queue. So total number of Q-3 traffic queues to be configured will be 128.
- One Level2 scheduler having one input leg will be configured for each traffic queue. So it will need 128 level2 schedulers for normal forwarding path in Q-3.
- Since Q-3 is used to forward the descriptor from traffic queue all the way to C-3e QMU via Q-3 hierarchy, there will be no discard path to be configured.
- One level1 scheduler having 128 input legs will be required. Max number of input legs in level1 scheduler will be 1K.
- At the top level, it is mandatory to have one level0 scheduler in Q-3 hierarchy. It will be configured to have one input leg.
- Number of VOPs to be configured will depend on the number of QMU queues. So 128 VOPs will be configured.

The steps for host configuration starting from top to bottom in Q-3 hierarchy (i.e. from level 0 scheduler to traffic queues) are described as follows.

- Initializes the Q-3 TMC using qsTmcInitialize ().
- Creates one level0 RR scheduler with one input using qsTmcSchedCreate ().
- Creates parent buffer pool and buffer pool associated with it using qsTmcBufferPoolCreate (). These buffer pools will be used by traffic queues.
- Creates one level1 RR scheduler with 128 inputs. This scheduler will feed the level0 RR scheduler.
- Creates the 128-level2 schedulers each having one input legs that will receive the input descriptor from traffic queues configured for CPs, XP and FP. These schedulers will feed the level1 RR scheduler. The total number of level2 schedulers to be supported is 18K.
- Creates 128 traffic queues that will pass the traffic to the Q-3 hierarchy. Total number of traffic queues to be supported is 64K.



- Creates the 128 VOPs using qsTmcVopCreate(). These VOPs are mapped to 128 QMU queues of C-3e. CPs, XP and FP in C-3e will use these VOPs to dequeue the traffic. The total number of VOPs to be supported is 512.
- Enables the Q-3 configuration map using qsTmcEnqueueEnable().
- Communicates with XP to indicate that Q-3 configuration is done.

8.14.3 RC

Each component's RC will enqueue the descriptor to its configured Traffic queue using qsEnqueueExt () and dequeue it from its configured VOP using qsDequeue ().

8.14.4 Assumptions

- As per "Functionality comparison document between old Q-5 and projected Q-5 TMC FPGA", new Q-5 can have up to 256 discard configurations. It is assumed that discard configuration refers to discard block. So two discard blocks (token bucket discard blocks and RED discard block) will be configured for each of 8K traffic flows having one discard queue for IP QoS. Similarly, one token bucket discard block will be configured for all 8K traffic flows for ATM TM.
- 3 Levels of scheduler Level 0, Level 1 and Level 2, each supporting SP, RR and WFQ algorithms will be supported.






Figure 6 - Q-3 configuration map for CPs, XP and FP

HOST PROCESSOR ARCHITECTURE 9

CPs, XP and FP

The DSLAM Line Card host component uses an object oriented (OO) design. It is layered on top of the host services layer and utilizes the provided host services API's wherever possible when interacting with the NP. Direct calls to NP driver functions may be necessary for implementation of certain functions.

No

Block



Wherever applicable, the host components use the OS abstraction layer (OSAL) services for timers, queues, tasks, threads, etc. to allow porting to other RTOS's and to support native host simulation for development and regression testing.

The following activities performed at Host:

- Creation and Initialization of TLU tables
- Creation of pipes needed for packet I/O
- Initializes all peripheral hardware (C-Port Family M-2 Quad Adapter, C-Port Family UL2 Interface Adapter) and sets a default configuration.
- Initializes any required on-chip structures in appropriate DMEM.
- Provides needed info to chip code via HCA (for example, tableID's).
- Spawns all necessary host tasks (receiver, statistics, Command Console)
- Configuration and statistics gathering using TLU Tables
- Configuration and statistics gathering of Link /channel (ATM/FR)
- Configuration and statistics gathering of ports (DSL/ATM /FP)

10 HOST PACKET I/O

Processes running on the host can send and receive packets/cells via the NP using the provided Host services. These services interact with code running on the NP that performs the actual packet/cell transfer between the host and the NP and in the case of transmission perform the actual queuing of the packet to the appropriate output port.

10.1 Resources

Host uses these resources to perform packet input/output.

- Bi-directional DMA Pipe between host and NP
- Dedicated host transmit BMU buffer pool

10.2 Packet Reception

This section describes packet flow from the ingress, through the NP, to the host.

10.2.1 Network Processor

Traffic intended for the host is processed identically to traffic destined for forwarding to other NP ports except the QMU descriptor for the host packet is placed in a specially designated "host RX" queue by the receiving CP. This could be either as the normal result of a TLU lookup or as the result of the CP matching against a certain field within the packet.

XP services the "host RX" queue. When the XP detects the queue is non-empty, it dequeues the descriptor and from the data contained within it, it creates a structure that it sends to the host to inform it of a received packet via the host services Pipe mechanism. This structure contains the packet type, length, and BMU BufferHandle of the data.



HCL TECHNOLOGIES HCL

10.2.2 Host

A dedicated receive task on the host checks the status of the DMA pipe and upon finding an entry, sets up a DMA operation on the NP to move the data from the NP's BMU buffer to a buffer residing in host memory. When the DMA operation completes, the receive task upcalls based on the packet type. The host also initiates a BMU buffer free operation for the packet's buffer on the NP using the doXpRequest mechanism (currently a direct call to the dcpMgr object).

10.3 Packet Transmission

This section describes packet flow from the host, through the NP, and to the egress.

10.3.1 Host

A process running on the host that wants to transmit a packet calls the sendPacket () function with a buffer pointer, buffer length, port handle, and packet type. The sendPacket function will initiate a DMA operation (controlled by the NP) to move the packet from host memory to a BMU buffer allocated from the host's dedicated transmit pool. When the DMA has completed, the host will place a structure describing the packet (currently the same one used on packet reception) in the DMA pipe to inform the NP that there is something to transmit. The host uses the doXpRequest mechanism to interrupt the XP to do the actual notification.

10.3.2 Network Processor

Based on the host structure read from the DMA Pipe, the XP will construct a QMU descriptor for the host packet and then queue it based on the port. The XP will also allocate a new buffer from the host's pool and give it to the host via the response to the doXpRequest transmit command for use by the host's next transmit. XP returns the BMU buffer from the current transmit to the host's pool via the normal buffer freeing following transmission.

11 CONSOLE COMMAND SHELL COMMANDS

This section defines the commands that are available at the console.

11.1 Application Control

Application uses this command at startup. Execute this command, after loading the application package.

 start – after a packload, initializes host and NP to default settings and releases the XP.

11.2 Table Maintenance and Display

Host creates and initializes the tables used in DSLAM application. For each table in the application, it supports the following operations:

- getEntry Table {key} gets the entry corresponding to the provided key
- deleteEntry Table {key} deletes the entry corresponding to the provided key





- setEntry Table {key} {entry info} adds/modfies the entry corresponding to the provided key
- display Table displays the entire table
- flush Table flushes the entire table

In each of the above commands, the italicized "Table" part of the command is replaced with the name of the table. The following tables are supported:

- Port table
- Atm VC table
- IPv4 Route table
- FR DLCI table

Having a command set for each table type allows the "help" facility for each command to show only the required key and entry parameters for that particular table type. The alternate approach of having the table type as a parameter would require that all possible key and entry types be displayed in the "help".

11.3 DSL Link Configuration and Status

These commands allow the individual DSL links to be configured for ATM (default) or FR

- configDslLink {dslLinkIndex} [ATM|FR] configures a DSL link
- removeDslLink {dslLinkIndex} removes the DSL link
- showDslLink {dslLinkIndex} displays the DSL link configuration

11.4 OC-3c interface Configuration and Status

These commands allow for the configuration and monitoring of the OC-3c interfaces.

- configOc3If {oc3PortIndex} [ATM|FR] configures an OC-3c interface.
- removeOc3If {oc3PortIndex} removes an OC-3c interface.
- showOc3If {oc3PortIndex} displays an OC-3c interface configuration.

11.5 ATM Configuration and Status

These commands allow for the configuration and monitoring of ATM parameters on an OC-3c interface.

- configAtm {oc3PortIndex} {atmParam} {atmParamValue}- configures the ATM interface with one of the following parameters:
 - Payload Scrambling On/Off

0

• showAtm {oc3PortIndex}- displays the ATM configuration on the specified OC-3c interface.



11.6 FR Configuration and Status

These commands allow for the configuration and monitoring of FR parameters on DSL links and OC-3c interfaces.

- configFr {DSL|OC3} {portIndex} {FrParameter} (FrParameterValue} configures FR with one of the following parameters:
 - o mru
- showFr {DSL|OC3} {portIndex} displays the FR configuration on the specified DSL link or OC-3c interface.

The default FR configuration is:

• mru size = 4096

11.7 Statistics

These commands displays statistics gathered from various ports.

11.7.1 ATM statistics

The following command displays the ATM statistics gathered from the DSL or OC-3c interface.

- getDslAtmStats {dslPortIndex} displays the statistics for the specified DSL port configured for ATM.
- getOc3AtmStats {oc3PortIndex} displays the statistics for the specified ATM OC-3c port

11.7.2 FR statistics

The following command displays the FR statistics gathered from the DSL or OC-3c interface.

- getDslFrStats {dslPortIndex} displays the statistics for the specified DSL interface configured for FR .
- getOc3FrStats {oc3PortIndex} displays the statistics for the specified OC-3c interface configured for FR .

12 HOST PROCESSOR TO NETWORK PROCESSOR INTERFACE

This section details the control structures residing in the various NP DMEM's that the host component must initialize and maintain. These structures are exported in the NP source code so that the host can acquire the DMEM address from the package file.



HCL TECHNOLOGIES HCL

12.1 FR

The following data structures relate to the FR components running on both the host and network processors.

12.1.1 FR Link Parameters

This structure holds parameters specific to each FR link.

Byte Offset	0	1	2	3
0	flags	m	ru	pad

- flags: a bitmap as follows:
 - o b7: port valid
 - o b6-b0: unused
- mru: maximum received unit size that can be received on this link

13 HOST API REFERENCE

13.1 Table API

This section lists the functions and data types available on the host for table maintenance.

13.1.1 Port Table API

This API allows an application to maintain the port table. This table stores parameters for each of the output ports. For more information, see section <u>Port Table</u>

13.1.1.1 Data Types

PortTableInfo

Dese ription	Thus structure contains fields that contain the necessary information to form a key for this table and contains fields that correspond to those of
	this table's entry type.
	The definition for the fields of this structure are as follows:
Usage	 int16u channel – the channel index of the port (key)
	 int8u portType – the type of port (entry)
	 int8u flags – flags associated with this port (entry)
	 int16u egressQueue – the egress queue for this port (entry)
	 int16u gosQueue – the QOS gueue for this port (entry)

13.1.1.2 Functions



GetPortTable

Function	int getPortTable(int npIndex, PortTableInfo* info)
Description	This function attempts to get the entry data in the Port Table for the key specified.
Parameters	 npIndex – index of the NP for the operation info – structure to be used for generating a key and returning the lookup results
Returns	 0 – operation was successful and the info structure contains valid data 1 – operation was not successful (lookup failed)

GetNextPortTable

Function	int getNextPortTable(int npIndex, PortTableInfo* info)
Description	This function is used to "walk" the Port table returning the key and
	entry data for the next valid entry.
Parameters	 npIndex – index of the NP for the operation
	• info – structure to be used for generating a key and returning the
	lookup results
Returns	0 – operation was successful and the info structure contains valid data
	1 – operation was not successful (no more valid entries)
Implementation	The "next" entry is determined by an index assigned to the entry by
	Table Services when it was created.

SetPortTable

Function	int setPortTable(int npIndex, PortTableInfo* info)	
Description	This function is used to add or modify an entry in the Port Table.	
Parameters	npIndex – index of the NP for the operation	
	 info – structure to be used for generating a key and containing the entry data 	
Returns	0 – operation was successful	
	1 – operation was not successful	
Implementation		
	performed otherwise a table add is performed.	



DeletePortTable

	int deletePortTable(int npIndex, PortTableInfo* info)
-	
Function	
	This function removes an entry from the Port Table.
	This function removes an entry norm the Fort Table.
Description	
2000.000	
	 npIndex – index of the NP for the operation
Parameters	 info – structure to be used for generating a key
i aramotoro	
	0 – operation was successful
Returns	1 – operation was not successful
Retuins	T – Operation was not successful

FlushPortTable

	int flushPortTable(int npIndex, int& flushCount)
Function	
	This function removes all entries from the Port Table
Description	
	npIndex – index of the NP for the operation
Parameters	 flushCount – used to return the number of table entries that were removed
	0 – operation was successful (flushCount is valid)
Returns	1 – operation was not successful

13.1.2 IPv4 Route Table API

This API allows an application to maintain the IPv4 Route Table. This table stores forwarding information for IPv4. For more information, see <u>Section IPV4 Table</u>.

13.1.2.1 Data Types

AtmFwd

Description	This structure contains fields that contain the necessary information to correctly forward a packet or cell to an ATM port.
	Struct
Туре	
	The definition for the fields of this structure are as follows:
Usage	 int32u egressCellHeader – ATM cell header to be used
	 int16u egressQueue –trafficQueue mapped to Q-3 for applying ATM TM



FrFwd

Description	This structure contains fields that contain the necessary information to correctly forward a packet or cell to a FR port
	Struct
Туре	
Usage	 The definition for the fields of this structure are as follows: int32u egressFrHeader – 31-16: DLCI value of the FR header.

lpAddr

	This structure contains the representation of an Ipv4 Network Address.
Description	
	Union
Туре	
	The definition for the fields of this union are as follows:
Usage	 int32u full – access to entire address
	 int8u bytes [4] – allow access to individual bytes

IpV4RouteInfo

Description	This structure contains fields that contain the necessary information to form a key for this table and also contains fields that correspond to those of this table's entry type (ATM/FR).
	struct
Туре	
	The definition for the fields of this structure are as follows:
Usage	 IpAddr address – IPv4 Network Layer address (key)
_	 IpAddr mask – IPv4 Net Mask (key)
	 int8u port – egress port.
	• int8u type – the type of route entry (internal, local, gateway, etc.),
	 int8u flag – if "0" configured for IP route.
	 int8u maskBits – the number of significant bytes in the key
	 union {
	int32u word [2] – provide word access
	int16u hword[4] – provide half-word access
	int8u byte[8] – provide byte access
	AtmFwd atmFwd – ATM Port forwarding information
	FrFwd frFwd – FR forwarding information
	} appData;



13.1.2.2 Functions

getIpV4RouteTable

	int getIPv4RouteTable(int npIndex, IPv4RouteInfo* info)
Function	
	This function attempts to get the entry data in the Ipv4 RouteTable for
Description	the key specified.
	 npIndex – index of the NP for the operation
Parameters	• info – structure to be used for generating a key and returning the
	lookup results
	0 – operation was successful and the info structure contains valid data
Returns	1 – operation was not successful (lookup failed)

getNextIpV4RouteTable

Function	int getNextIPv4RouteTable(int npIndex, IPv4RouteInfo* info)
	This function is used to "walk" the IPv4 Route Table returning the key
Description	and entry data for the next.
	 npIndex – index of the NP for the operation
Parameters	• info – structure to be used for generating a key and returning the
	lookup results
Returns	0 – operation was successful and the info structure contains valid data
	1 – operation was not successful (no more valid entries)
Implementation	The "next" entry is determined by an index assigned to the entry by
	Table Services when it was created.

setIpV4RouteTable

Function	int settIPv4RouteTable(int npIndex, IPv4RouteInfo* info)
	This function is used to add or modify an entry in the IPv4 Route
Description	Table.
	 npIndex – index of the NP for the operation
Parameters	 info – structure to be used for generating a key and containing the entry data
Returns	0 – operation was successful
	1 – operation was not successful
Implementation	The entry is looked up first and if it is "found", a table modify is
	performed otherwise a table add is performed.



deletelpV4RouteTable

	int deletelPv4RouteTable(int npIndex, IPv4RouteInfo* info)
Function	
	This function removes an entry from the IPv4 Route Table
Description	
	 npIndex – index of the NP for the operation
Parameters	 info – structure to be used for generating a key
	0 – operation was successful
Returns	1 – operation was not successful

flushlpV4RouteTable

	int flushIPv4RouteTable(int npIndex, int& flushCount)
Function	
	This function removes all entries from the IPv4 Route Table.
Description	
Parameters	 npIndex – index of the NP for the operation flushCount – used to return the number of table entries that were removed
	0 – operation was successful (flushCount is valid)
Returns	1 – operation was not successful

13.1.3 ATM VC Table API

This API allows an application to maintain the ATM VC Table. This table stores connection information for ATM virtual circuits. For more information, see <u>section ATM</u> <u>VC Table</u>.



13.1.3.1 Data Types

AtmEntryInfo

Description	This structure contains fields that contain the necessary information to
	form a key for this table and also contains fields that correspond to
	those of this table's entry type.
Туре	Struct
	The definition for the fields of this structure are as follows:
Usage	
	int16u gfcVpiVciHi – GFC, VPI, and upper byte of VCI header fields (key)
	int16u vciLoPtiClp – VCI lower byte, PTI< and CLP header fields (key) int8uport – port index (key)
	ATM VC entry has the following fields,
	int16u flags_egressPort – flag and egress port, bits 15:8 are flags, 7:0 is the port
	int16u vcIndex – VC index used by AAL5 SAR to index their state tables.
	int32u egressCellHeader – egress port cell header,
	int16u egressQueue – The egress queue of the ATM cell, this is
	necessary for the FP which can launch only one lookup. This also
	represents the trafficQueue, to be used if QoS is enabled for this egress port
	int16u port_bufType – the egress port and buffer type packaged in a way the FP can use
	int16u destQueue – the queue of the next ATM processing block, this is necessary for the FP which cannot act on TLU response data

13.1.3.2 Functions

getAtmVcTable

	int getAtmVcTable(int npIndex, AtmEntryInfo* info)
Function	
	This function attempts to get the entry data in the ATM VC Table for
Description	the key specified.
Parameters	 npIndex – index of the NP for the operation info – structure to be used for generating a key and returning the lockup requite
	lookup results 0 – operation was successful and the info structure contains valid data
Returns	1 – operation was not successful (lookup failed)



GetNextAtmVcTable

Function	int getNextAtmVcTable(int npIndex, AtmEntryInfo* info)
	This function is used to "walk" the ATM VC table returning the key and
Description	entry data for the next valid entry.
	 npIndex – index of the NP for the operation
Parameters	• info – structure to be used for generating a key and returning the
	lookup results
Returns	
	1 – operation was not successful (no more valid entries)
Implementation	The "next" entry is determined by an index assigned to the entry by
	Table Services when it was created.

SetAtmVcTable

Function	Int setAtmVcTable(int npIndex, AtmEntryInfo* info)
	This function is used to add or modify an entry in the ATM VC Table.
Description	
	 npIndex – index of the NP for the operation
Parameters	• info – structure to be used for generating a key and containing the
	entry data
Returns	0 – operation was successful
	1 – operation was not successful
Implementation	
	performed otherwise a table add is performed.

DeleteAtmVcTable

	int deleteAtmVcTable(int npIndex, AtmEntryInfo* info)
Function	
	This function removes an entry from the ATM VC Table.
Description	
	 npIndex – index of the NP for the operation
Parameters	 info – structure to be used for generating a key
	0 – operation was successful
Returns	1 – operation was not successful



FlushAtmVcTable

	int flushAtmVcTable(int npIndex, int& flushCount)
Function	
	This function removes all entries from the ATM VC Table
Description	
	 npIndex – index of the NP for the operation
Parameters	 flushCount – used to return the number of table entries that were removed
	0 – operation was successful (flushCount is valid)
Returns	1 – operation was not successful

FR Table API 13.1.4

This API allows an application to maintain the FR Table. For more information, see FR **DLCI** Table.

13.1.4.1 **Data Types**

FrEntryInfo

Description	This structure contains fields that contain the necessary information to form a key for this table and contains fields that correspond to those of this table's entry type.
	Struct
Туре	
Usage	 The definition for the fields of this structure are as follows: int32u interfaceID_DLCI - 20:10 interfaceID (11bits), 9:0 DLCI (10). FR entry field is listed below: int32u FrHeader -specifies the DLCI value and the congestion
	 control information. int16u flags_egressPort – a bitmap is defined as follows b15-14 : flag – value set to 1 indicates the FR. b7-0 :egress port –output port



13.1.4.2 Functions

GetFrTable

	int getFrTable (int npIndex, FrEntryInfo* info)
Function	
Description	This function attempts to get the entry data in the FR Table for the key specified.
Parameters	 npIndex – index of the NP for the operation info – structure to be used for generating a key and returning the lookup results
	0 - operation was successful and the info structure contains valid data
Returns	1 – operation was not successful (lookup failed)

GetNextFrTable

Function	int getNextFrTable (int npIndex, FrEntryInfo* info)
	This function is used to "walk" the FR Table returning the key and
Description	entry data for the next.
	 npIndex – index of the NP for the operation
Parameters	• info – structure to be used for generating a key and returning the
	lookup results
Returns	0 – operation was successful and the info structure contains valid data
	1 – operation was not successful (no more valid entries)
Implementation	The "next" entry is determined by an index assigned to the entry by
_	Table Services when it was created.

SetFrTable

Function	int setFrTable (int npIndex, FrEntryInfo* info)
	This function is used to add or modify an entry in the FR Table.
Description	
	 npIndex – index of the NP for the operation
Parameters	• info – structure to be used for generating a key and containing the
	entry data
Returns	0 – operation was successful
	1 – operation was not successful
Implementation	The entry is looked up first and if it is "found", a table modify is
	performed otherwise a table add is performed.



DeleteFrTable

	Int deleteFrTable (int npIndex, FrEntryInfo* info)
Function	
	This function removes an entry from the FR Table
Description	
	 npIndex – index of the NP for the operation
Parameters	 info – structure to be used for generating a key
	0 – operation was successful
Returns	1 – operation was not successful

FlushFrTable

	Int flushFrTable(int npIndex, int& flushCount)
Function	
	This function removes all entries from the FR Table.
Description	
	npIndex – index of the NP for the operation
Parameters	 flushCount – used to return the number of table entries that were removed
	0 – operation was successful (flushCount is valid)
Returns	1 – operation was not successful

13.2 Link and Channel API

This section lists the API available on the host for maintaining links at the DSL interface.

13.3 ATM API

This section lists the API available on the host for configuring and maintaining ATM links.

13.3.1 Data Types

13.3.1.1 DslamAtmParam

Description	This structure contains an enumeration of the supported ATM parameters.
	enum
Туре	
	The definition for the fields of this structure are as follows:
Usage	 ATM_PAYLOAD_SCRAMBLE – enable/disable ATM payload scrambling

Semiconductor, Inc.

reescale

LL.



13.3.1.2 getAtmParam

	int getAtmParam(int npIndex, int portIdx, DsIamAtmParam param,
Function	int32u* value)
	This function is used to get the specified ATM parameter from the OC-
Description	3c interface.
	 npIndex – index of the NP for the operation
Parameters	 portIdx – index to the OC-3c interface
	 param – the parameter to get
	 value – the returned value of the parameter if successful
	0 – operation was successful
Returns	1 – operation was not successful

13.3.1.3 setAtmParam

	int setAtmParam(int npIndex, int portIdx, DsIamAtmParam param,
Function	int32u* value)
	This function is used to set the specfied ATM parameter for the OC-3c
Description	interface.
	 npIndex – index of the NP for the operation
Parameters	 portIdx – index to the OC-3c interface.
	 param – the parameter to set
	 value – the value of the parameter
	0 – operation was successful
Returns	1 – operation was not successful

13.3.2 getAtmStats

5	
	int getAtmStats(int npIndex, int portIdx, void* statBuffer)
Function	
	This function is used to get the ATM statistics for the specified port.
Description	
	 npIndex – index of the NP for the operation
Parameters	 portIdx – index of the DSL or OC-3c interface.
	 statBuffer – user buffer to hold returned statisatics
	0 – operation was successful
Returns	1 – operation was not successful



13.4 FR API

This section lists the API available on the host for configuring and maintaining FR links.

13.4.1 Data Types

13.4.1.1 DslamFrParam

Description	This structure contains an enumeration of the supported FR parameters.
	enum
Туре	
	The definition for the fields of this structure are as follows:
Usage	• mru - maximum received unit size that can be received on this link.

13.4.1.2 getFrParam

F unction	int getFrParam(int npIndex, int portIdx, DsIamFrParam param, int32u*
Function	value)
	This function is used to get the specified FR parameter from the FR
Description	Link
	 npIndex – index of the NP for the operation
Parameters	 portIdx – index to DSL or OC-3c interface
	 param – the parameter to get
	 value – the returned value of the parameter if successful
	0 – operation was successful
Returns	1 – operation was not successful

13.4.1.3 setFrParam

Function	int setFrParam(int npIndex, int portIdx, DsIamFrParam param, int32u* value)
	This function is used to set the specified FR parameter on the FR Link
Description	
	 npIndex – index of the NP for the operation
Parameters	 portIdx – index to DSL or OC-3c interface.
	param – the parameter to set
	 value – the value of the parameter
	0 – operation was successful
Returns	1 – operation was not successful

13.4.1.4 getFrStats

	int getFrStats(int npIndex, int portIdx, void* statBuffer)
Function	



DSLAM Application Note

	This function is used to get the FR port statistics from the specified FR
Description	Link.
	 npIndex – index of the NP for the operation
Parameters	 portIdx – index to DSL or OC-3c interface
	 statBuffer – user buffer to hold returned statisatics
	0 – operation was successful
Returns	1 – operation was not successful

13.5 Control API

This section lists the API available on the host for control the applications and processing their outputs.

13.5.1 Functions

13.5.1.1 startDslamLineCard

Eurotion	int stortDolomI incCord/int22u pplndov
Function	int startDslamLineCard(int32u npIndex,
	int8u fabricId,
	int(*rxIP)(int,int32u,void*,int16u,int8u*),
	int(*rxATM)(int,int32u,void*,int16u,int8u*),
	int(*rxFR)(int,int32u,void*,int16u,int8u*),
	int defaultConfig))
	This function is used to start the DSLAM Line Card application
Description	
	 npIndex – index of the NP for the operation
Parameters	fabricId – fabricId
	 rxIP – IP upcall function pointer
	 rxATM – ATM upcall function pointer
	 rxFR – FR upcall function pointer
	• defaultConfig – if set, a default link/channel configuration and table
	contents are loaded
Returns	0 – operation was successful
	1 – operation was not successful
Implementation	NULL pointers are allowed for the upcalls.

13.5.1.2 registerIpUpcall

	int registerlpUpcall(int32u npIndex,
Function	int(*rxIP)(int,int32u,void*,int16u,int8u*))
	This function is used to register an IP upcall function once the
Description	application has been started.
	 npIndex – index of the NP for the operation
Parameters	rxIP – IP upcall function pointer
	0 – operation was successful
Returns	1 - operation was not successful (an upcall was previously registered
	and not de-registered)



13.5.1.3 registerAtmUpcall

[
	int registerAtmUpcall(int32u npIndex,
Function	int(*rxATM)(int,int32u,void*,int16u,int8u*))
	This function is used to register an ATM upcall function once the
Description	application has been started.
	 npIndex – index of the NP for the operation
Parameters	 rxATM – ATM upcall function pointer
	0 – operation was successful
Returns	1 – operation was not successful (an upcall was previously
	registered and not de-registered)

13.5.1.4 registerFrUpcall

	int registerFrUpcall(int32u	npIndex,
Function	int(*rxFR)(int,int32u,void*,int16u,int8u*))	
	This function is used to register an FR upcall function of	once the
Description	application has been started.	
	 npIndex – index of the NP for the operation 	
Parameters	 rxFR – FR upcall function pointer 	
	0 – operation was successful	
Returns	1 – operation was not successful (an upcall was previously re-	egistered
	and not de-registered)	

13.5.1.5 deregisterlpUpcall

	int deregisterlpUpcall(int32u npIndex)
Function	
	This function is used to de-register an IP upcall function once the
Description	application has been started.
	 npIndex – index of the NP for the operation
Parameters	
	0 – operation was successful
Returns	1 – operation was not successful

13.5.1.6 deregisterAtmUpcall

	int deregisterAtmUpcall(int32u npIndex)
Function	
	This function is used to de-register an ATM upcall function once the
Description	application has been started.
	 npIndex – index of the NP for the operation
Parameters	
	0 – operation was successful
Returns	1 – operation was not successful

13.5.1.7 deregisterFrUpcall

	int deregisterFrUpcall(int32u npIndex)
Function	



DSLAM Application Note

Description	This function is used to de-register an FR upcall function once the application has been started.
	 npIndex – index of the NP for the operation
Parameters	
	0 – operation was successful
Returns	1 – operation was not successful

13.6 I/O API

This section lists the API available on the host to perform send and receive packets to and from the NP.

13.6.1 Data Types

13.6.1.1 DslamPktType

	This structure contains an enumeration of the supported packet
Description	formats.
	Enum
Туре	
	The definition for the fields of this structure are as follows:
Usage	DSLAM_PKT_ATM – ATM
	DSLAM_PKT_ATM_OAM – ATM OA&M
	DSLAM_PKT_FR – FR
	DSLAM PKT FR IPV4 – FR IPv4

13.6.2 Functions

13.6.2.1 sendPacket

Function	int sendPacket(int npIndex, int portIndex, int32u packetLength, void* thePacket, DslamPktType packetType)
Description	This function is used to send a packet or cell residing in a user buffer out a given NP port or DSL port.
Parameters	 npIndex – index of the NP for the operation portIndex – index of the desired port packetLength – length of the packet in bytes thePacket – user buffer to hold returned statistics packetType – type of packet to send
Returns	0 – operation was successful 1 – operation was not successful



14 Appendix – Optimizations done in the application

Reason for allocation of different clusters functioning for DSL and OC-3c interfaces

DSLAM application logically configures CPs to serve to DSL cluster and OC-3c cluster. CP8 and CP9 perform segmentation and reassembly, respectively, for the M-2 MPHY chunks received at DSL cluster (cluster 0). While CP10 and CP11 are for packets received at OC-3c cluster. Similarly, CP12 and CP13 do IP and FR processing, respectively, for M-2 MPHY chunks received at DSL cluster. Packets received at OC-3c interfaces will be queued to CP14 and CP15 for IP and FR processing.

The reason for this, is the data rate at which the packets are received at DSL interfaces. For downstream traffic, the rate required is 864 Mbps (9 Mbps per 96 DSL ports). To cater to this bandwidth, the reassembly, segmentation and IP processing cannot handle traffic from both OC-3c and DSL interfaces at the same time.

Reason for doing FR DLCI lookup FR input thread

In the case of FR packets, DLCI lookup is launched in CPRC. This is because if the lookup is launched from RxSDP, the utilization of the re-circulation CP for FR is affected because it does the FR DLCI lookup alone and then FR encapsulation (modification of xisting FR header information) cannot be done in the same CP.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

