


6. System Block Diagram



The FPGA uses several signals of both the CAM and the PHY. For more information on the CAM, see the application note: MPC860SAR Microprocessor on the internet at: <http://www.mot.com/netco>

However, there is one major difference from the PHY Interface Example application and this paper, which is the control port operations. It may be desirable to have direct control port access. The 860s' chip select option provides externally generated cycle termination. The CAM is connected through the FPGA to provide the 860 with a chip select that meets the 860s' setup and hold times.

Using Motorola's Fast Star
MPC860T's Media Interface

Roy Bieda, FAE, Motorola
Jim Soroka, FAE, Motorola

1. Introduction

Not too long ago we were happy to have a 10 Mbps computer. However, given the growing popularity of networking, we find ourselves needing even more bandwidth. We need the bandwidth we need without the need to rewire.

Motorola's new MPC860T Fast Ethernet Controller is a new version of the MPC860 PowerQUICC™ family. With its advanced capabilities, the MPC860T includes an additional controller for handling 10/100Mbps operation. This makes it ideal for routers/bridges.

The transition from 10Base to 100Base Ethernet is a significant difference. Given the relatively low data rate of 10Base, the bridge applications was often performed by the host. The rate of 100Base Ethernet doesn't allow the host to reject frames. There is a need to implement a CAM. This need can be filled by the addition of a CAM. The MPC860T's Ethernet Media Access Controller (MAC) is the key.

The operation of a router or bridge would be to look at the address obtained from an incoming frame. The CAM would indicate to the MAC if the incoming address was in the table. This acceptance or rejection of the frame.

Although CAMs have been available for years, their use has increased. The MCM69C232 CAM addresses the need for CAM technology. By combining logic with the CAM, it is able to produce cost-effective, fast, and deep CAMs. The MCM69C432 is a 16k x 64 CAM.

2. Purpose

The purpose of this note is to illustrate the connection between the CAM and the PHY. The MPC860T's MAC has an industry standard interface to the PHY. What is needed is a single logic device that can handle the PHY connection and signal the 860T to accept or reject frames. This is easily implemented in a FPGA. We will discuss the details of the implementation.

3. Media Independent Interface Description

The Media Independent Interface is a standard 860T and the physical layer interface. The MII path interface that runs at 25 MHz for a 100 Mb networks.

The MII receive clock is generated by the PH pin. The data from the PHY on RXD[3:0] is sent to RX_CLK. The receive process is started when for the entire receive frame length.

In order to support external CAM address filter to gate the RX_DV signal generated by the PHY generated by the FPGA for the 860T. The FPGA the CAM, will negate RX_DV_860T. The 860 frame and subsequently discard the frame. The time it takes to receive 64 bytes.

Relevant Signals:

Pin Name	Pin Function	Type	1
RX_CLK	Receive Clock	Input	
RXD[3:0]	Receive Data	Input	
RX_DV	Receive Data Valid	Input	
RX_ER	Receive Error	Input	


4. CAM Description

In its basic operating mode, the MCM69C232 searches all the entries in its CAM table. Whether a match after the comparisons have been made. If a match data associated with the matching entry is output, the MQ bus remains in a high impedance state to allow multiple CAMs.

The CAM is prepared for match operations by the control port. Since we are only interested in the global mask to ignore 16 bits of the 64 bit

Relevant Signals:


Pin Name	Pin Function	Type	1
/LH//SM	Latch High / Start Match	Input	
/LL	Latch Low	Input	
/MC	Match Complete	Output	
/MS	Match Successful	Output	
MQ31 - MQ0	32-bit common I/O CAM data	Input / Output	



Freescale Semiconductor, Inc.


An initial rising edge of the SF signal indicate RXD[3:0] pins. The destination address, 48 bits per clock, and then presented to the CAM signals. The /LH//SM signal then starts the m then respond with MC and if the destination a assert. The FPGA then signals rejection of the signal.

9. Simulation Diagram for Match Su




Note: DA[x:x] = destination address

7. Logic Interface Diagram



The process of gating the RX_DV signal to the clock delay. The following circuit is used to ensure the RX_DV signal is in phase with the one RX_CLK delayed RX_DV signal.



RX_DV	EAR_EN	/MC	/1
0	X	X	
1	0	X	
1	1	1	
1	1	0	
1	1	0	

8. Operation of the Logic Interface

Receive data from the PHY is continuously clocked by RX_CLK signals. RX_DV is used to indicate the RXD[3:0] signals. RX_DV remains asserted when driven on RXD[3:0]. RX_DV, when negated

It will be necessary to detect a start of frame (SOF) at the destination address within the FPGA and present the preamble bit pattern of one or more 0101 (0x5) signifies the start of frame (destination address). VHDL language (HDL) can be used to detect the start of frame only a three flipflop state machine:

```

entity SAMPLE is
    port(
        RX_CLK:    in std_logic;
        RX_DV:     in std_logic;
        RXD_bus:   in std_logic_vector(3 downto 0);
        SF         out std_logic;
    );
end SAMPLE

architecture archSAMPLE of SAMPLE is
    type OPERATINGSTATE is (Idle, Got5, GotD);
    signal OPState: OPERATINGSTATE;
begin
    process (SCLK)
    begin
        if SCLK'Event and SCLK = '1' then
            case OPState is
                when Idle =>
                    if RX_DV = '1' then
                        OPState <= Got5;
                    endif;

                when Got5 =>
                    if RX_DV = '0' then
                        OPState <= Idle;
                        SF <= '0';
                    elsif Data = "110" then
                        OPState <= GotD;
                        SF <= '1';
                    elsif Data /= "010" then
                        OPState <= Idle;
                    end if;



                when GotD =>
                    if RX_DV = '0' then
                        OPState <= Idle;
                        SF <= '0';
                    end if;
            end case;
        end if;
    end process;
end archSAMPLE;

```

Motorola's MPA1016, the smallest and lowest FPGA family.

11. References

1. MCM69C232 4Kx64 CAM, Motorola Inc
2. MPC860T Fast Ethernet Controller, Motorola



10. Summary

With the addition of the MPC860T to Motorola controllers, coupled with Motorola's advent of opportunities to build faster and more cost effective small amount of logic makes it easy to interface 860T/PHY Ethernet interface. The logic can be