

STEPPER MOTOR (SM) TPU Function

By Alphonso Gonzalez

1 Functional Overview

The stepper motor control function (SM) accelerates and decelerates a stepper motor linearly. Up to 14 step rates can be used. SM allows a stepper motor to rotate continuously or be used for discrete positioning. The CPU provides the desired step position in a 16-bit parameter, and the TPU steps the motor to the desired position using an acceleration/deceleration profile. The parameter indicating the desired position can be changed by the CPU while the TPU is stepping the motor. The algorithm can change control strategy each time a new step command is received.

A 16-bit parameter initialized by the CPU for each channel defines the output state of the pin. The bit pattern written by the CPU defines the method of stepping, such as full stepping or half stepping. With each transition, the 16-bit parameter rotates one bit. The period of each transition is defined by the programmed step rate.

2 Detailed Description

Any sequential group of up to eight channels can generate the control logic necessary to drive a stepper motor. A group of two or four TPU channels is used. There are two types of stepper motor channels: primary and secondary. The lowest numbered channel is the primary channel, or master, and the higher numbered channels are the secondary channels, or slaves. The secondary channels are serviced by the primary channel except during channel initialization.

To issue a step command, the CPU writes the desired step position to DESIRED_POSITION and generates an HSR on the primary channel. CURRENT_POSITION, containing the current step position, is updated continuously by the TPU as the motor is stepped. If DESIRED_POSITION is greater than STEP_RATE_CNT steps from the CURRENT_POSITION, the TPU accelerates the stepper motor by the programmed acceleration rate, steps at the run rate (maximum programmed rate), and then decelerates the stepper motor by the programmed acceleration rate, stopping at the desired position. If DESIRED_POSITION is within STEP_RATE_CNT or fewer steps from the CURRENT_POSITION, the TPU steps the motor to the position at the start/stop rate (minimum programmed rate).

The SM algorithm allows a change of the control strategy every time a new step command is received, i.e., every time DESIRED_POSITION is changed. The advantages of this scheme become obvious when, for example, DESIRED_POSITION is changed from step 50 to step 10, while stepping has proceeded from step 10 to step 30. Upon the change of DESIRED_POSITION, the TPU decelerates the stepper motor, changes the direction of step, accelerates to the run rate, and decelerates to position 10.

The time period between steps (P) is defined by the following:

P(r) = K1- K2 * r

where r is the current step rate (1–14), and K1 and K2 are programmable constants.

STEP_CNTL0 and STEP_CNTL1 define the linear acceleration rate. These parameters relate to K1 and K2 as shown in the following equation.



© Freescale Semiconductor, Inc., 2004. All rights reserved.



K1 = STEP_CNTL1 – STEP_CNTL0

K2 = STEP_CNTL0

Thus,

$P(r) = STEP_CNTL1 - STEP_CNTL0 * (1 + r)$

Timer TCR1 is used for matching; therefore, the weighting of the least significant bits (LSB) of STEP_CNTL0 and STEP_CNTL1 is defined to be equal to that of TCR1.

From one to fourteen step rates can be implemented. Two cases exist: STEP_RATE_CNT equals one, or STEP_RATE_CNT is more than one but less than 15. In both cases, when the host provides a new desired position and issues a step request, a delay of P(1) expires before the first step is taken. This delay ensures that the final step of the motor, due to a previous step request, is not disturbed before a time of P(1) has expired. P(1) is also the last programmed step rate used when decelerating to the final step position and the step rate at which a change of direction occurs. When STEP_RATE_CNT is one, P(1) represents the start/stop rate as well as the run rate.

When STEP_RATE_CNT is greater than one, P(1) is the step rate at which a change of direction in stepping will occur, P(2) is the start rate, and $P_{(STEP_RATE_CNT)}$ is the run rate. When the condition for changing step direction arises, the stepper motor decelerates to step rate P(1), and the next step is taken in the opposite direction at step rate P(2). How these parameters are used is an important consideration when determining K1 and K2 constants.

PIN_CONTROL associated with each SM channel determines the direction of stepping and whether full or half stepping is to be used. Whenever DESIRED_POSITION is greater than CURRENT_POSITION, the bit pattern of PIN_CONTROL from least significant bit (LSB) to most significant bit (MSB) defines the output levels at the programmed step rates. Whenever DESIRED_POSITION is less than CURRENT_POSITION, the bit pattern of PIN_CONTROL from MSB to LSB defines the output levels at the programmed step rates.

During initialization, SM employs CHANNEL_CONTROL to configure the channel, using the data supplied by the host CPU. The TPU then fills CHANNEL_CONTROL with a copy of PIN_CONTROL for configuring the pin level. With each step taken, another bit of the copy of PIN_CONTROL in CHANNEL_CONTROL is used to configure the pin level, then CHANNEL_CONTROL is rotated in the appropriate direction and written back. After rotating 16 bits to the left or right, CHANNEL_CONTROL is again updated with PIN_CONTROL.

2.1 Stepper Motor Initialization

In the following example, the stepper motor is assumed to be controlled by channels 4–7. Channel 4 is considered the master channel and channels 5, 6, and 7 are the secondary channels. The user should do the following:

- 1. Set each channel's function select register to the SM algorithm (write the SM function select value to address \$FFFE10).
- 2. Write the pin control bit pattern to each channel's pin control parameter (addresses \$YFFF42, \$YFFF52, \$YFFF62, and \$YFFF72). For full stepping, the parameters may be \$CCCC, \$3333, \$9999, and \$6666 for channels 4, 5, 6, and 7, respectively.
- 3. Set each channel control parameter (addresses \$YFFF40, \$YFFF50, \$YFFF60, and \$YFFF70) to operate with the appropriate TCR (typically TCR1) and configure pins as outputs. Force each initial pin state to be the same as bit 15 of the respective pin control parameter.
- 4. In the master channel, set the current position parameter to the presumed midpoint location (address \$YFFF44).
- 5. Set the next step rate to one and the modulo count to zero in the master channel (\$0001 to address \$YFFF48).



- 6. Set the last secondary channel number to seven (for channel number 7) and the step count to the number of different step rates (1 to 14) in the master channel (\$0x07 to address \$YFFF4A).
- 7. Set the step control parameters in the first secondary channel (channel number 5, addresses \$YFFF54, \$YFFF56).

STEP_CNTL0 is the difference between the time interval of two adjacent steps during acceleration or deceleration (assuming the step rate count is > 1). With ten step rates, the period of the longest time interval is 4 ms, followed by intervals of 3.8, 3.6, 3.4, 3.2, 3.0, 2.8, 2.6, 2.4 ms and the rest of the intervals (until deceleration begins) are 2.2 ms between each step. The change in step rate is therefore 0.2 ms, and assuming that TCR1 increments every 10 μ s, STEP_CNTL0 is set to (0.2 ms/ 10 μ s) = 20 TCR counts.

STEP_CNTL1 is calculated from equation P(r), as follows:

 $P(r) = STEP_CNTL1 - STEP_CNTL0 * (1 + r)$ $P(r) = STEP_CNTL1 - 20 * (1 + r)$

at r = 1; P(1) = 4.0 ms = 400 TCR counts

 $400 = STEP_CNTL1 - (20 * 2)$

STEP_CNTL1 = 400 + (20 * 2)

- 8. If interrupts are desired, then set the interrupt enable bit for channel 4 by performing an OR between the contents of address \$YFFE0A and the value \$0010.
- 9. Execute an HSR for initialization of each channel by writing \$AA00 to address \$YFFE1A.
- 10. Turn on each channel by writing to the channel priority register (For mid priority, write \$AA00 to address \$YFFE1E).

The channels are now configured for operation. The initialization state sets the outputs to their initial levels. A step request is made by writing the new step destination into the desired position parameter of the master channel (address \$YFFF46) and by requesting a step from the HSR register (\$0300 to address \$YFFE1A).

Since stepper motor position is always relative to a start point, the motor is usually positioned or restored to a zero reference location. One technique is to initialize the desired position to zero, and the present position to beyond the maximum position, thereby causing the motor to step against a fixed stop from whatever location it is in when initialization takes place. Another method requires a zero-point switch or sensor. This positional reset is accomplished by interrupts. The master channel for the stepper motor algorithm is set to generate interrupts, and software flags keep track of the current operation. The algorithm generates an interrupt after initialization and after every step request.

2.2 Stepper Motor Interrupts

Following is a sequence of pseudocode that uses a separate zero-point sensor to cause interrupts, saves the position of the stepper corresponding to the zero point, and sets the flag indicating that the motor has been zeroed (and clears the interrupt enable for the master stepper channel). Normal operation does not cause interrupts, but an attempt to return to the zero point causes an interrupt.

```
Clear interrupt flag
IF the stepper channel has been initialized THEN continue
ELSE
Set initialized flag
IF at point zero
THEN Set zeroed flag
Save zero location
```



```
Quit
       ELSE Step request down
                      Set seek flag down
                      Quit
       END IF
END IF
IF the stepper motor has been zeroed THEN continue
ELSE
                           (Note 1)
       IF the seek flag is up
               THEN Step request down
                           Set seek flag down
                           Ouit
       ELSE Step request up
                      Set seek flag up
                      Quit
       END IF
END IF
IF the stepper motor is still not zeroed
THEN
                          (Note 2)
               Clear zeroed flag
       IF the seek flag is up
       THEN Step request down
                      Set seek flag down
                      Quit
       ELSE Step request up
                      Set seek flag up
                      Ouit
       END IF
ELSE
                      **No reason for interrupt**
       Quit
```

```
END IF
```

```
NOTES:
```

- 1. Initialized but not zeroed. The interrupt must indicate that the first step request down is complete without encountering the zero switch (or possibly has already sought both directions and not encountered the zero sensor). The motor may be too far below the switch, and should, therefore, seek upwards (or down again).
- 2. This is an error case. Either the interrupt has no reason, or the zero point is not yet found (the motor is lost). In that case, begin seeking for the zero point.

3 Function Code Size

Total TPU function code size determines what combination of functions can fit into a given ROM or emulation memory microcode space. SM function code size is:

 63μ instructions + 6 entries = 69 long words



4 Function Parameters

This section provides detailed descriptions of discrete input/output function parameters stored in channel parameter RAM. **Figure 1** shows TPU parameter RAM address mapping. **Figure 2** shows the parameter RAM assignment used by the SM function. In the diagrams, Y = M111, where M is the value of the module mapping bit (MM) in the system integration module configuration register (Y = \$7 or \$F).


Channel	Base			Par	amete	r Addr	ess		
Number	Address	0	1	2	3	4	5	6	7
0	\$YFFF##	00	02	04	06	08	0A		_
1	\$YFFF##	10	12	14	16	18	1A		_
2	\$YFFF##	20	22	24	26	28	2A	_	—
3	\$YFFF##	30	32	34	36	38	3A		_
4	\$YFFF##	40	42	44	46	48	4A	_	_
5	\$YFFF##	50	52	54	56	58	5A	_	—
6	\$YFFF##	60	62	64	66	68	6A		_
7	\$YFFF##	70	72	74	76	78	7A	_	—
8	\$YFFF##	80	82	84	86	88	8A	_	—
9	\$YFFF##	90	92	94	96	98	9A		_
10	\$YFFF##	A0	A2	A4	A6	A8	AA	_	_
11	\$YFFF##	B0	B2	B4	B6	B8	BA	_	—
12	\$YFFF##	C0	C2	C4	C6	C8	CA		_
13	\$YFFF##	D0	D2	D4	D6	D8	DA	_	—
14	\$YFFF##	E0	E2	E4	E6	E8	EA	EC	EE
15	\$YFFF##	F0	F2	F4	F6	F8	FA	FC	

--- = Not Implemented (reads as \$00)

Figure 1 TPU Channel Parameter RAM CPU Address Map

Figure 2 shows all of the host interface areas for the SM function, described in **5 Host Interface to Function**, as well as the parameters, addresses, reference times, and reference sources. This segment lists and defines the parameters for all modes of the SM time function.





PRIMARY CHANNEL

SECONDARY CHANNEL 1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$YFFFW0										CH	ANNE	EL_CO	ONTR	ROL		
\$YFFFW2							PII	N_CC	NTR	OL						
\$YFFFW4		STEP_CNTL0														
\$YFFFW6							S	TEP_	CNTI	_1						
\$YFFFW8																
\$YFFFWA																

SECONDARY CHANNELS 2 — 7

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
\$YFFFW0										CH	ANNE	EL_CO	ONTF	ROL		
\$YFFFW2							PII	N_CC	NTR	OL						
\$YFFFW4																
\$YFFFW6																
\$YFFFW8																
\$YFFFWA																

Y= Channel number

Parameter Write Access:

Written by CPU
Written by TPU
Written by CPU and TPU
Unused parameters

Figure 2 Function Parameter RAM Assignment

4.1 CHANNEL_CONTROL

The CPU must write CHANNEL_CONTROL for the primary and for all secondary channels prior to initialization in order to establish initial PSC, PAC, and TBS fields. The PSC field forces the output level of the pin directly without affecting the pin action control latches and should be configured to force the same level as bit 15 of PIN_CONTROL. The PAC field is not used. The following table defines the allowable data for this parameter. CHANNEL_CONTROL PSC field should be initialized to the same level as the MSB of PIN_CONTROL.



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		N	OT USED					TE				PAC		PS	SC	

TBS	PAC	PSC	Action			
8765	432	10	Input	Output		
		0 1	_	Force Pin High		
		10	_	Force Pin Low		
		11	—	Do Not Force Any State		
01 x x				Output Channel		
0100			_	Capture TCR1, Match TCR1		
0101				Capture TCR1, Match TCR2		
0110			_	Capture TCR2, Match TCR1		
0111			_	Capture TCR2, Match TCR2		
1 x x x			Do Not Change TBS	Do Not Change TBS		

SM CHANNEL_CONTROL Options

After configuring the channel latches in initialization, the TPU fills CHANNEL_CONTROL with a copy of PIN_CONTROL, which later is used to configure the pin level. Each time the TPU services an SM channel, it rotates the content of CHANNEL_CONTROL in the appropriate direction and then uses bit 15 of CHANNEL_CONTROL to configure the pin level. After CHANNEL_CONTROL is rotated 16 bits to the left or right, SM again copies PIN_CONTROL into CHANNEL_CONTROL.

4.2 PIN_CONTROL


PIN_CONTROL contains data representing the sequence of pin transitions. This 16-bit parameter must be initialized by the CPU for all channels used for stepper motor control. The bit pattern of the parameter indicates the sequence of output states of the pin. As an example for full-stepping sequence, typical parameters for two channels are \$3333 and \$9999. For half-stepping sequence, typical parameters are \$E0E0, \$0E0E, \$8383, and \$3838 for four successive channels, respectively. An illustrated example of PIN_CONTROL data follows for full stepping a two-phase motor.

4.2.1 Primary Channel

15	14	13	12	11	10	9	8	7	6	5	4	3	2	
0	0	1	1	0	0	1	1	0	0	1	1	0	0	
4.2.2 Se	econda	ary Ch	annel											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	
1	0	0	1	1	0	0	1	1	0	0	1	1	0	


When DESIRED_POSITION is greater than CURRENT_POSITION, the bit pattern from LSB to MSB defines the output levels at the programmed step rates, i.e., bit 0 is moved into bit 15, to define the output. The output pins are sequenced as shown.





When DESIRED_POSITION is less than CURRENT_POSITION, the bit pattern from MSB to LSB defines the output levels at the programmed step rates, i.e., bit 14 is moved into bit 15 to define the output. The output pins are sequenced as shown.

1081A-1



4.3 CURRENT_POSITION

CURRENT_POSITION contains the current step position of the stepper motor. This unsigned parameter is incremented or decremented each time CHANNEL_CONTROL is rotated. In other words, in a fullstep configuration, each count represents a full step; in a half-step configuration, each count represents a half step.

4.4 DESIRED_POSITION

DESIRED_POSITION contains the desired position of the stepper motor and is updated by the CPU. The range for DESIRED_POSITION is \$0 to (\$FFFF–STEP_RATE_CNT), unsigned.

4.5 LAST_SEC_CHAN

LAST_SEC_CHAN contains the channel number of the last secondary channel among the channels to be sequentially grouped, beginning with the primary channel, to synthesize the SM algorithm. The CPU updates this parameter. The upper four bits of this parameter must be set to zero.

4.6 STEP_RATE_CNT

STEP_RATE_CNT contains the number of step rates used in the acceleration/deceleration profile. The CPU updates this parameter to a value between 1 and 14 (\$1–\$E).

4.7 NEXT_STEP_RATE

NEXT_STEP_RATE contains the step rate to be programmed after the current step is complete. This parameter must be initialized to one by the CPU and is updated subsequently by the TPU.



4.8 MOD_CNT

MOD_CNT indicates the four-bit modulo count for the number of rotations that have occurred. MOD_CNT must be initialized to \$0 by the CPU and subsequently is updated by the TPU. This parameter is incremented and decremented concurrently with CURRENT_POSITION. When MOD_CNT equals zero, PIN_CONTROL is copied to CHANNEL_CONTROL.

4.9 STEP_CNTL0 and STEP_CNTL1

STEP_CNTL0 and STEP_CNTL1, located in the first secondary channel, are updated by the CPU, and specify the acceleration/deceleration rate described earlier.

All 16 bits of STEP_CNTL0 and STEP_CNTL1 may be used in defining constants K1 and K2; however, the time period between steps P(r) must be less than \$8000 for all programmed step rates.

5 Host Interface to Function

This section provides information concerning the TPU host interface to the function. **Figure 3** is a TPU address map. Detailed TPU register diagrams follow the figure. In the diagrams, Y = M111, where M is the value of the module mapping bit (MM) in the system integration module configuration register (Y =\$7 or \$F).

Address	15 8 7 0
\$YFFE00	TPU MODULE CONFIGURATION REGISTER (TPUMCR)
\$YFFE02	TEST CONFIGURATION REGISTER (TCR)
\$YFFE04	DEVELOPMENT SUPPORT CONTROL REGISTER (DSCR)
\$YFFE06	DEVELOPMENT SUPPORT STATUS REGISTER (DSSR)
\$YFFE08	TPU INTERRUPT CONFIGURATION REGISTER (TICR)
\$YFFE0A	CHANNEL INTERRUPT ENABLE REGISTER (CIER)
\$YFFE0C	CHANNEL FUNCTION SELECTION REGISTER 0 (CFSR0)
\$YFFE0E	CHANNEL FUNCTION SELECTION REGISTER 1 (CFSR1)
\$YFFE10	CHANNEL FUNCTION SELECTION REGISTER 2 (CFSR2)
\$YFFE12	CHANNEL FUNCTION SELECTION REGISTER 3 (CFSR3)
\$YFFE14	HOST SEQUENCE REGISTER 0 (HSQR0)
\$YFFE16	HOST SEQUENCE REGISTER 1 (HSQR1)
\$YFFE18	HOST SERVICE REQUEST REGISTER 0 (HSRR0)
\$YFFE1A	HOST SERVICE REQUEST REGISTER 1 (HSRR1)
\$YFFE1C	CHANNEL PRIORITY REGISTER 0 (CPR0)
\$YFFE1E	CHANNEL PRIORITY REGISTER 1 (CPR1)
\$YFFE20	CHANNEL INTERRUPT STATUS REGISTER (CISR)
\$YFFE22	LINK REGISTER (LR)
\$YFFE24	SERVICE GRANT LATCH REGISTER (SGLR)
\$YFFE26	DECODED CHANNEL NUMBER REGISTER (DCNR)

Figure 3 TPU Address Map



CH Interrupt Enable 0 Channel interrupts disabled 1 Channel interrupts enabled CFSR[0:3] Channel Function Select Registers SYFFEOC - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CFS(CH 15, 11, 7, 3) CFS(CH 14, 10, 6, 2) CFS(CH 13, 9, 5, 1) OFS(CH 12, 8, 4, 0) CFS(CH 13, 9, 5, 1) OFS(CH 12, 8, 4, 0) CFS(I) SM Function Number (Assigned during microcode assembly) HSQR[0:1] Host Sequence Registers SYFFE14 - \$YFF 15 14 13 12 11 0 9 8 7 6 5 4 3 2 1 0H 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 1 14 13 12 11 0 9 8 7 6 5 4 3 2 1 CH Initialization 11	4 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 4 CH 3 CH 2 CH 1 CH 0 0 Channel interrupts disabled 0 Channel interrupts disabled 0 Channel interrupts disabled - Channel Function Select Registers \$YFFE0C - \$YFFE1 \$YFFE0C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - Channel Function Select Registers SYFFE14 - \$YFFE1 0 0 CFS (CH 13, 9, 5, 1) 0 0 0 0 0 15, 11, 7, 3) 0 0 0 0 0 0 0 0 0 15, 11, 7, 3) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CIER –	- Chan	nel Inte	errupt E	nable	Regis	ter								\$YF	FE0
CH Interrupt Enable 0 Channel interrupt Sisabled 1 Channel interrupt senabled SFSR[0:3] Channel Function Select Registers SYFFEOC - \$YFF 15 14 13 12 11 0 9 8 7 6 5 4 3 2 1 CFS (CH 15, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) SYFFE14 - \$YFF ISFS[4:0] — Mot Sequence Registers SYFFE14 - \$YFF SYFFE14 - \$YFF SYFFE14 - \$YFF 15 14 13 12 11 0 9 8 7 6 5 4 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 1 Isrn(1:0) — Host Service Request SYFFE18 - \$YFF 16 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6<	CH Interrupt Enable 0 Channel interrupts disabled 1 Channel interrupts disabled 1 Channel interrupts enable - Channel interrupts enabled - Channel interrupt enabled - Host Sequence Registers - Host Service Request 13 12 14 10 0 No Host Service Request 10 Initialization	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 Channel interrupts disabled 1 2;FSR[0:3] — Channel Function Select Registers \$YFFEOC - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 16 14 13 12 11 10 9 8 7 6 5 4 3 2 1 16 14 13 12 11 10 9 8 7 6 5 4 3 2 1 16 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0 Channel interrupts disabled 1 Channel interrupts enabled - Channel Function Select Registers \$YFFE0C - \$YFFE1 13 12 11 0 9 8 7 6 5 4 3 2 1 0 115, 11, 7, 3) CFS (CH 14, 16, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) SM SM Function Number (Assigned during microcode assembly) - Host Sequence Registers \$YFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - Host Sequence Registers \$YFFE14 - \$YFFE1 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 - Host Service Request Registers \$YFFE18 - \$YFFE1 3 2 1 0 - CH Initialization 0 CH 10, 2 CH 9, 1 CH 8, 0 - 11 No Host Service Request 01 No Host Service Request 0 0 - Channel Priority	CH 15	CH 14	CH 13	CH 12	CH 11	CH 10	CH 9	CH 8	CH 7	CH 6	CH 5	CH 4	CH 3	CH 2	CH 1	CH
0 Channel interrupts disabled 1 Channel interrupts disabled 1 Channel interrupts enabled 2F\$R[0:3] — Channel Function Select Registers \$YFFE0C - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CFS (CH 15, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 4, 40) JSFS[1:1] — Host Sequence Registers SYFFE14 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 16 14 13 12 11 10 9 8 7 6 5 4 3 2 1 16 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH Initialization 0 No Host Service Request 01 No Host Servic	0 Channel interrupts disabled 1 Channel interrupts enabled - Channel Function Select Registers \$YFFE0C - \$YFFE1 13 12 11 0 9 7 6 5 4 3 2 1 0 115, 11, 7, 3) CFS (CH 14, 16, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) SM SM Function Number (Assigned during microcode assembly) - Host Sequence Registers \$YFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - Host Sequence Registers \$YFFE14 - \$YFFE1 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 uence encodings are implemented for the SM function. - Host Service Request \$YFFE18 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH Initialization 0 Initialization 10<						011			l 1							
1 Channel interrupts enabled SYFFEOC - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CFS (CH 15, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (CH 15, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (CH 15, 11, 7, 3) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (CH 15, 11, 7, 3) CFS (CH 12, 8, 4, 0) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (CH 14, 16, 6, 2) CFS (CH 12, 4, 0) CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH 11, 3 CH 10, 2 CH 9, 1 CH 6 CH Initialization 00 No Host Service Request 10 <t< td=""><td>1 Channel interrupts enabled - Channel Function Select Registers \$YFFE0C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 115,11,7,3) CF5 (CH 14, 10, 6, 2) CF5 (CH 13, 9, 5, 1) CF5 (CH 12, 8, 4, 0) SM Function Number (Assigned during microcode assembly) Host Sequence Registers \$YFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Host Sequence Registers \$YFFE14 - \$YFFE1 SYFFE14 - \$YFFE1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td></t<> <td></td> <td>blod</td> <td>_</td> <td></td> <td></td> <td></td>	1 Channel interrupts enabled - Channel Function Select Registers \$YFFE0C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 115,11,7,3) CF5 (CH 14, 10, 6, 2) CF5 (CH 13, 9, 5, 1) CF5 (CH 12, 8, 4, 0) SM Function Number (Assigned during microcode assembly) Host Sequence Registers \$YFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Host Sequence Registers \$YFFE14 - \$YFFE1 SYFFE14 - \$YFFE1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0												blod	_			
CFSR[0:3] Channel Function Select Registers \$YFFE0C - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CFS (CH 15, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (CH 15, 11, 7, 3) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (CH 15, 17, 7) M Function Number (Assigned during microcode assembly) HSQR[0:1] Host Sequence Registers \$YFFE14 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, Vo host sequence encodings are implemented for the SM function. HSR[1:0] Host Service Request Registers \$YFFE16 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH Initialization 11 Step Request SYFFE1C - \$YFF 15 14 13	- Channel Function Select Registers \$YFFE0C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 115, 11, 7, 3) 0FS (CH 14, 10, 6, 2) 0FS (CH 13, 9, 5, 1) 0FS (CH 12, 8, 4, 0) SM Function Number (Assigned during microcode assembly) Host Sequence Registers \$YFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Host Sequence Registers \$YFFE14 - \$YFFE1 13 12 11 0 9 8 7 6 5 4 3 2 1 0 uence encodings are implemented for the SM function. - - Hot 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 0 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Channel Priority Registers SYFFE1C - \$YFFE1 </td <td></td> <td>_</td> <td></td> <td></td> <td></td>													_			
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CFS (CH 15, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (CH 15, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (CH 15, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (CH 15, 11, 7, 3) HSCR[0:1] HOS Sequence Registers \$YFFE14 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0H 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, Vo host sequence encodings are implemented for the SM function. # SYFFE18 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH Initialization 11 Step Request 10 Initialization 1 1 1 1 <td>13 12 11 10 9 8 7 6 5 4 3 2 1 0 115, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) SYFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - Host Sequence Registers SYFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 UP (CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 UP (CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Initialization 00 No Host Service Request 01 No Host Service Request 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH Initialization 1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td>Channe</td> <td>rinterru</td> <td></td> <td>ableu</td> <td></td> <td></td> <td></td> <td></td>	13 12 11 10 9 8 7 6 5 4 3 2 1 0 115, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) SYFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - Host Sequence Registers SYFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 UP (CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 UP (CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Initialization 00 No Host Service Request 01 No Host Service Request 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH Initialization 1						1			Channe	rinterru		ableu				
CFS (CH 15, 11, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) CFS (21) — SM Function Number (Assigned during microcode assembly) HSQR[0:1] — Host Sequence Registers \$YFFE14 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, No host sequence encodings are implemented for the SM function. HSRR[1:0] — Host Service Request Registers \$YFFE18 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH Initialization 00 No Host Service Request 01 No Host Service Request 01 11 S 1 CPR[1:0] — Channel Priority Registers	I15, I1, 7, 3) CFS (CH 14, 10, 6, 2) CFS (CH 13, 9, 5, 1) CFS (CH 12, 8, 4, 0) SM Function Number (Assigned during microcode assembly) - Host Sequence Registers \$YFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 uence encodings are implemented for the SM function. - Host Service Request Registers \$YFFE18 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Uence encodings are implemented for the SM function. - Host Service Request \$YFFE18 - \$YFFE1 13 12 1 0 9 7 6 5 4 3 2 1 0 CH Initialization 0 Initialization 11 10 10 11 10 10 10 10 10 10 10 10 10 10 10 10 10	CFSR[(D:3] —	Chann	el Fun	ction S	elect F	Registe	rs					\$Y	FFE00	C – \$YI	FFE1
CFS[4:0] — SM Function Number (Assigned during microcode assembly) SYFFE14 – \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, No host sequence encodings are implemented for the SM function. HSRE[1:0] Host Service Request Registers SYFFE18 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH Initialization Initial	M Function Number (Assigned during microcode assembly) - Host Sequence Registers \$YFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 uence encodings are implemented for the SM function. - Host Service Request Registers \$YFFE18 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - Host Service Request Registers \$YFFE18 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 00 CH 11, 5 CH 12, 4 CH 11, 3 CH 0, 1 CH 9, 1 CH 8, 0 01 No Host Service Request 10 Initialization 11 1 0 13 12 11 10 9 8 7 6 5 4 3 2 1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HSQR[0:1] Host Sequence Registers \$YFFE14 \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 1 To 6 5 4 3 2 1 CH iso CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 1 CH Initialization 00 Initialization 10 Initialization 11 11 Step Request 10 11 11 11 11 14 3 2 1 14 13 12 11 10 9 8 7 <	Host Sequence Registers \$YFFE14 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 uence encodings are implemented for the SM function. - Host Service Request Registers \$YFFE18 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 - Host Service Request Registers \$YFFE18 - \$YFFE1 13 12 11 0 9 8 7 6 5 4 3 2 1 0 CH Initialization 00 No Host Service Request 10 11 CH 8, 0 Channel Priority Registers \$YFFE1C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Channel Priority 00 Disabled 01 Low 10 11 Ha, 0 </td <td>C</td> <td>CFS (CH 15</td> <td>, 11, 7, 3)</td> <td></td> <td>(</td> <td>CFS (CH 1</td> <td>4, 10, 6, 2)</td> <td></td> <td></td> <td>CFS (CH ·</td> <td>13, 9, 5, 1</td> <td>)</td> <td></td> <td>CFS (CH</td> <td>12, 8, 4, 0</td> <td>)</td>	C	CFS (CH 15	, 11, 7, 3)		(CFS (CH 1	4, 10, 6, 2)			CFS (CH ·	13, 9, 5, 1)		CFS (CH	12, 8, 4, 0)
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 No host sequence encodings are implemented for the SM function. HSRR[1:0] — Host Service Request Registers \$YFFE18 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 1 CH Initialization 00 No Host Service Request 01 No Host Service Request 10 Initialization 11 Step Request SYFFE1C - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CPR[1:0] — Channel Priority Registers SYFFE1C - \$YFF 15 14 13 12 11 10 9 8 7	13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 uence encodings are implemented for the SM function. - Hot Service Request Registers \$YFFE18 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Initialization 00 No Host Service Request 01 Initialization 10 Initialization 11 Step Request 0 Channel Priority Registers Channel Priority 00 Disabled 01 CH 10, 2 CH 9, 1 CH 8, 0 CH Channel Priority 00 Disabled 01 Low 01 CH 8, 0 10 Middle 11 High 2 0	CFS[4:0	0] — SM	/ Fund	ction N	umber	(Assig	ned du	ring m	nicroco	de ass	embly))				
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, No No host sequence encodings are implemented for the SM function. HSRR[1:0] — Host Service Request Registers \$YFFE18 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 1 CH Initialization 00 No Host Service Request 01 No Host Service Request 10 Initialization 11 Step Request SYFFE1C - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CPR[1:0] — Channel Priority Registers SYFFE1C - \$YFF 15 14 13 12 11 10 9 8 7	13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 uence encodings are implemented for the SM function.		0-11	Host S	Soquer		aistore							¢v		1 _ ¢VI	
CH 15,7 CH 14,6 CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 8, No host sequence encodings are implemented for the SM function. HSRR[1:0] — Host Service Request Registers \$YFFE18 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15,7 CH 14,6 CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 9,1 CH 8, CH 13 12 11 10 9 8 7 6 5 4 3 2 1 CH CH Initialization 0 No Host Service Request 01 Initialization 11 Step Request 10 1 10 1 15 14 13 12 11 0 9 7 6 5 4 3 2 1 CPR[1:0] Channel Priority Registers CH 11,3 CH 10,2 CH 9,1 CH 8,1	CH 14,6 CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 8,0 uence encodings are implemented for the SM function. Host Service Request Registers \$YFFE18 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14,6 CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 8,0 CH 14,6 CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 8,0 CH 14,6 CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 8,0 CH 14,6 CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 8,0 Channel Priority Registers \$YFFE1C - \$YFFE1 13 12 11 0 9 8 7 6 5 4 3 2 1 0 Channel Priority 00 Disabled 01 Low 01 CH 8 10 CH 8 1	-	-		-		-		0	7	0	-	4				
No host sequence encodings are implemented for the SM function. HSRR[1:0] — Host Service Request Registers \$YFFE18 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 8, 00 No Host Service Request 01 No Host Service Request 10 11 Step Request 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CPR[1:0] — Channel Priority Register CH CH 11,3 CH 10,2 CH 9,1 CH 9,1<	Under the second secon							-									
SYFFE18 - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH Initialization 00 No Host Service Request 01 No Host Service Request 01 Initialization 11 CH# Initialization 11 CH# Initialization 11 CH# Initialization 11 CH# Initialization Initialization II III IIII IIIIIII IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	SYFFE18 - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH Initialization CH Initialization CH CH Initialization 00 No Host Service Request 01 No Host Service Request CH Initialization 10 Initialization Initialization SYFFE1C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Channel Priority Registers SYFFE1C - \$YFFE1 SYFFE1C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Channel Priority 00 Disabled 01 CH (H 10, 2) CH (-				10, 2	СП	9, 1	СП	0, 0
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 1 CH Initialization 00 No Host Service Request 01 No Host Service Request 10 Initialization 11 Step Request 3 2 1 CPR[1:0] — Channel Priority Registers \$YFFE1C - \$YFF \$YFFE1C - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 10 O Disabled 01 Low Disabled D	13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Initialization 00 No Host Service Request 01 No Host Service Request 10 Initialization 11 Step Request 10 11 0 Channel Priority Registers SYFFE1C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Channel Priority Registers CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 Ch 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Channel Priority 00 Disabled 01 Low Styrets 10 Middle 11 High High CH 3 CH 2 CH 3 CH 2 1 O 13 12 11 10 9 8 7 6 5 <td>No host</td> <td>t seque</td> <td>nce er</td> <td>coding</td> <td>is are i</td> <td>mplem</td> <td>iented f</td> <td>or the</td> <td>e SM fu</td> <td>nction.</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>	No host	t seque	nce er	coding	is are i	mplem	iented f	or the	e SM fu	nction.						
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 1 CH Initialization 00 No Host Service Request 01 No Host Service Request 10 Initialization 11 Step Request 3 2 1 CPR[1:0] — Channel Priority Registers \$YFFE1C - \$YFF \$YFFE1C - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 10 O Disabled 01 Low Disabled D	13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Initialization 00 No Host Service Request 01 No Host Service Request 10 Initialization 11 Step Request 10 Initialization 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Channel Priority Registers SYFFE1C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Channel Priority Registers CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Channel Priority 00 Disabled 01 Low 10 Middle 11 High 10 9 8 7 6 5 4 3 2 1 0 annel Interrupt Sta		1:0] —	Host S	Service	Reque	est Reg	gisters						\$Y	FFE18	8 – \$YF	FE1
CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, CH 9, 1 CH 8, CH 9, 1 CH Initialization 00 No Host Service Request 01 No Host Service Request 10 Initialization 11 Step Request 10 Initialization CPR[1:0] Channel Priority Registers \$YFFE1C - \$YFF SYFFE1C - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, CH Channel Priority O0 Disabled O1 Low I0 Middle I1 High SYFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Initialization 00 No Host Service Request 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01 01					-		-	8	7	6	5	4	3	2	1	0
CH Initialization 00 No Host Service Request 01 No Host Service Request 10 Initialization 11 Step Request 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 8, CH Channel Priority 00 Disabled 01 Low 01 Low 10 Middle 11 High SYFF SYFF SYFF 15 14 13 12 11 0 9 8 7 6 5 4 3 2 1	CH Initialization 00 No Host Service Request 01 No Host Service Request 10 Initialization 11 Step Request 13 12 11 10 9 8 7 6 5 4 3 2 1 0 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Channel Priority 00 Disabled 01 Low 00 Disabled 11 High High High StyrFE12 StyrFE12 13 12 11 10 9 8 7 6 5 4 3 2 1 0 13 12 11 10 9 8 7 6 5 4 3 2 1 0 13 12 11 10 9 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>									1							
10 Initialization 11 Step Request CPR[1:0] — Channel Priority Registers 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 13,5 CH 12,4 CH 11,3 CH 10,2 CH 9,1 CH 8, CH Channel Priority 00 Disabled 01 Low 01 Step Priority CISR — Channel Interrupt Status Register \$YFF Status Register \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	Image: 10 Initialization 11 Step Request Channel Priority Registers \$YFFE1C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Channel Priority Registers CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Channel Priority CH 10, 2 CH 9, 1 CH 8, 0 00 Disabled 01 Low 10 Niddle 11 High SYFFE2 10 Middle 11 High SYFFE2 SYFFE2 13 12 11 10 9 8 7 6 5 4 3 2 1 0 annel Interrupt Status Register SYFFE2 SYFFE2 13 12 11 10 9 8 7 6 5 4 3 2 1 0 13 12 11 10 CH 8 CH 7 CH 6 CH 5 CH 4 CH 2 CH 1 CH 1 CH 1 CH 1 <td< th=""><th></th><th></th><th></th><th></th><th></th><th>00</th><th></th><th></th><th>No Hos</th><th colspan="5">-</th><th></th><th></th></td<>						00			No Hos	-						
CPR[1:0] — Channel Priority Registers \$YFFE1C - \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, CH 00 Disabled 01 Low 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 10	Image: Channel Priority Registers \$YFFE1C - \$YFFE1 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH CH CH 12, 4 CH 10, 2 CH 9, 1 CH 8, 0 00 Disabled 01 Low 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 10 0<						10										
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, CH 00 Disabled 01 Low 10 Middle 11 High	13 12 11 10 9 8 7 6 5 4 3 2 1 0 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Ch Channel Priority 00 Disabled 01 Low 00 10 Low 10 Middle 11 High SYFFE2 13 12 11 10 9 8 7 6 5 4 3 2 1 0 annel Interrupt Status Register \$YFFE2 13 12 11 10 9 8 7 6 5 4 3 2 1 0 14 CH 12 CH 11 CH 10 CH 9 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 <						11			S	tep Red	quest		_			
CH 15, 7 CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, CH Channel Priority O0 Disabled O1 Low Image: Close of the status and the stat	CH 14, 6 CH 13, 5 CH 12, 4 CH 11, 3 CH 10, 2 CH 9, 1 CH 8, 0 CH Channel Priority OO Disabled OI Low OI Low OI Image: CH 11, 10 Middle OI Styres Styres Styres Styres CH 11, 10 CH 10, 2 CH 9, 1 CH 8, 0 CH 10, 0 CH 8, 0 CH 10, 0 CH 8, 0 CH 7, 0 CH 8, 0	CPR[1:	0] — C	hanne	l Priori	ty Reg	isters		-					\$Y	FFE1C	; — \$YF	FE1
CH Channel Priority 00 Disabled 01 Low 10 Middle 11 High	CH Channel Priority 00 Disabled 01 Low 10 Middle 11 High			13	12												
00 Disabled 01 Low 10 Middle 11 High	OO Disabled 01 Low 10 Middle 11 High annel Interrupt Status Register 13 12 11 0 9 8 7 6 5 4 3 2 1 0 14 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 4 CH 3 CH 2 CH 1 CH 1 CH 10 CH 9 CH 8 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 1 CH 10 CH 9 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1	CH 1	15, 7	CH	14, 6	CH	13, 5	CH 1	2, 4	CH	11, 3	CH	10, 2	СН	9, 1	CH	8, 0
00 Disabled 01 Low 10 Middle 11 High CISR — Channel Interrupt Status Register 15 14 13 12 11 9 87 6 13 12	OO Disabled 01 Low 10 Middle 11 High annel Interrupt Status Register 13 12 11 10 9 8 7 6 5 4 3 2 1 0 14 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 5 CH 4 CH 2 CH 1 CH 1 CH 10 CH 9 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 1 CH 10 CH 9 CH 7 CH 6 CH 5 CH 4 CH 2 CH 1 CH 1						СН			Ch	annel F	Priority					
01 Low 10 Middle 11 High CISR — Channel Interrupt Status Register \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	01 Low 10 Middle 11 High annel Interrupt Status Register \$YFFE2 13 12 11 10 9 8 7 6 5 4 3 2 1 0 14 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 1											-		_			
10 Middle 11 High CISR — Channel Interrupt Status Register \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	10 Middle 11 High annel Interrupt Status Register \$YFFE2 13 12 11 10 9 8 7 6 5 4 3 2 1 0 14 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH													_			
CISR — Channel Interrupt Status Register \$YFF 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	annel Interrupt Status Register \$YFFE2 13 12 11 10 9 8 7 6 5 4 3 2 1 0 14 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 1													-			
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	13 12 11 10 9 8 7 6 5 4 3 2 1 0 14 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 1						11				High	ו ו					
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	13 12 11 10 9 8 7 6 5 4 3 2 1 0 14 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 1				L												
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	13 12 11 10 9 8 7 6 5 4 3 2 1 0 14 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH 1	CISR	- Chan	nel Inta	orrunt (Statue	Reniet	er								\$YI	FFF
	4 CH 13 CH 12 CH 11 CH 10 CH 9 CH 8 CH 7 CH 6 CH 5 CH 4 CH 3 CH 2 CH 1 CH						-		o	7	e	F	л	n	n		
			14			11	10	Э	Ø	1	0	Э	4	3	2	1	U
	CH Interrupt Status								CH 8							CH 1	СН

For More Information On This Product, Go to: www.freescale.com

10



6 Function Configuration

The CPU configures both the primary and secondary channels as follows:

- 1. Updates channel parameters for all primary and secondary channels;
- 2. Generates an HSR %10 on each channel for initialization; and
- 3. Enables channel servicing by assigning a high, middle, or low priority.

The TPU then initializes the primary and each secondary channel. The CPU should monitor the HSR register until the TPU clears the service request of all SM channels to 00 before changing any parameters or before issuing a new service request to the primary channel. Next, the CPU issues a request for stepping by updating DESIRED_POSITION with the desired step position and by generating an HSR %11 on the primary channel. Further CPU interface with the secondary channels is not required.

7 Performance of Function

Like all TPU functions, SM function performance in an application is to some extent dependent upon the service time (latency) of other active TPU channels. This is due to the operational nature of the scheduler. When more TPU channels are active, performance decreases. However, worst-case latency in any TPU application can be closely estimated. To analyze the performance of an application that appears to approach the limits of the TPU, use the guidelines given in the TPU reference manual and in the table below.

SM State Timing							
State Name	Clock Cycles	RAM Accesses	Conditions				
S1 Init	8	2	_				
S2 Step_Request	134 ¹	15					
S3 Right_Rot_Chn_Cntl	160 ¹	21	Motor has decelerated and step direction changed.				
	122 ¹	14	All other cases				
S4 Left_Rot_Chn_Cntl	158 ¹	21	Motor has decelerated and step direction changed.				
	120 ¹	14	All other cases				

NOTES

1.Includes one master plus one slave:

(a) add 32 clocks and two RAM accesses for each additional slave, and

(b) add (STEP_RATE_CNT * two clocks).



8 Function Example


8.1 Continuous Rotation

8.1.1 Introduction

This example illustrates how to continuously rotate a stepper motor using the SM algorithm. It begins by detailing the connections used to interface the motor and concludes with a discussion of programming for continuous rotation. Code listings for modular microcontroller CPU32 and CPU16 modules are included at the end of the example.

8.1.1.1 Logic-to-Motor Interface

The stepper motor used in this example operates on a twelve volt direct current input. The motor can be configured for bipolar operation. This means that voltage of the stepping sequence varies from zero to twelve volts. For a unipolar motor, the voltage varies from a negative voltage to a positive voltage. The stepping sequence followed by the motor is shown below. The two phases of the stepper motor windings correspond to $\phi \alpha$ and $\phi \beta$.



The logic output to the stepper motor varies from zero at the low state (0) to five at the high state (1). The outputs are driven from channels four through seven (TPUCH4 – TPUCH7) of the TPU. Because of the voltage difference between the logic outputs and the voltage requirement of the stepper motor, an interface must be used.

The logic-to-motor interface (LMI), Freescale product DEVB-103, is an evaluation board used to interface logic inputs to motor drives. The LMI contains a complementary H-Bridge. It can be used to interface stepper motors as well as brush DC motors. For further information on the device, refer to Freescale Application Note AN1300.

The motor is connected as shown below. The interface requires two LMI devices. Each LMI drives a different phase of the stepper motor.

8.1.1.2 Programming for Continuous Rotation

Programming the TPU for stepper motor control requires two procedures: initialization and step requests. These procedures are accomplished by moving information into the appropriate parameter RAM locations and then issuing a host service request for initialization or step request.

The channels used for stepping must be adjacent. The primary channel used for stepping should be the lowest. The remaining channels used for stepping are considered secondary channels. In this example, channel four is the primary channel and channels five through seven are the secondary channels.



8.1.1.3 Initialization

The initialization procedure configures the required channels. The parameters STEP_CNTL0 and STEP_CNTL1 are configured for the particular motor used. The DESIRED_POSITION and CURRENT_POSITION are set to be equal. Then, a request for initialization is issued on the SM channels.

The step request portion of the program is accomplished in the CYCLE subroutine. This short subroutine changes the desired position to zero and then issues a step request by moving 11 into the HSR address (\$FFFE1A) of the primary channel. The TPU then determines which direction to rotate the stepper motor. Finally, the branch always command causes the program to loop back to the CYCLE subroutine. The effect of looping the program and resetting the DESIRED_POSITION counter is like walking on a treadmill. The TPU attempts to increment the CURRENT_POSITION, but the counter is reset before reaching the DESIRED_POSITION. The result is continuous rotation of the stepper motor.

As long as the difference between the CURRENT_POSITION and DESIRED_POSITION is large enough not to equalize during the loop, the motor will not stop rotating. Also, it is not sufficient to simply change the CURRENT_POSITION or DESIRED_POSITION locations. An HSR for step request must be made so that SM can perform the appropriate action.

8.2 Listing for CPU32-Based Microcontrollers

Objective:This program continually rotates a stepper motor.Method:The stepper motor is driven by TPUCH4 through TPUCH7 in a full-step sequence using
the SM Algorithm.

This program was assembled using the IASM32 assembler available from P&E Microcomputer Systems with the M68332 In-Circuit Debugger. It was run on an M68332EVS and BCC.

equ	\$fffel0
equ	\$fffel2
equ	\$fffel4
equ	\$fffel6
equ	\$fffel8
equ	\$fffela
equ	\$fffele
equ	\$ffff40
equ	\$ffff42
equ	\$ffff44
equ	\$ffff46
equ	\$ffff48
equ	\$ffff4a
equ	\$ffff50
equ	\$ffff52
equ	\$ffff54
equ	\$ffff56
equ	\$ffff58
equ	\$ffff5a
equ	\$ffff60
equ	\$ffff62
equ	\$ffff64
equ	\$ffff66
equ	\$ffff68
equ	\$ffff6a
equ	\$ffff70
equ	\$ffff72
equ	\$ffff74
equ	\$ffff76
	equ equ equ equ equ equ equ equ equ equ



PRAM7_4 equ \$ffff78 PRAM7_5 equ \$ffff7a ORG \$6000

The following line initializes channels 4 through 7 for SM operation

MOVE.W #\$DDDD,(CFSR2).1 ;CHANNEL FUNCTION SELECT, VALUE MAY DIFFER FOR OTHER MASK SETS

The STEPINIT subroutine configures the channels for SM operation. It sets the acceleration constants and initializes the position registers.

STEPINIT	MOVE.W #\$CCCC,(PRAM4_1).1	;SET PIN CONTROL 4
	MOVE.W #\$3333,(PRAM5_1).1	;SET PIN CONTROL 5
	MOVE.W #\$9999,(PRAM6_1).1	;SET PIN CONTROL 6
	MOVE.W #\$6666(PRAM7_1).1	;SET PIN CONTROL 7
	MOVE.W #\$81,(PRAM4_0).1	; CHANNEL CONTROL 4
	MOVE.W #\$82,(PRAM5_0).1	;CHANNEL CONTROL 5
	MOVE.W #\$81,(PRAM6_0).1	;CHANNEL CONTROL 6
	MOVE.W #\$82,(PRAM7_0).1	;CHANNEL CONTROL 7
	MOVE.W #\$7FFF,(PRAM4_2).1	; PRESUMED MIDPOINT LOCATION
	MOVE.W #\$7FFF,(PRAM4_3).1	;DESIRED POSITION
	MOVE.W #\$1,(PRAM4_4).1	;NEXT STEP RATE AND MOD CNT
	MOVE.W #\$E07,(PRAM4_5).1	;STEP RATE CNT AND LAST SEC CHN
	MOVE.W #\$4D,(PRAM5_2).1	;STEP CNTL 0
	MOVE.W #\$D9F,(PRAM5_3).1	;STEP CNTL 1
	MOVE.W #\$AA00,(HSRR1).1	;HSR FOR INIT
	MOVE.W #\$FF00,(CPR1).1	;SET CHNS TO HIGH PRIORITY

The CYCLE subroutine resets the CURRENT_POSITION address to zero and issues a step request. In effect, DESIRED_POSITION never equals CURRENT_POSITION.

CYCLE MOVE.W #\$0,(PRAM4_2).1 ;CURRENT POSITION MOVE.W #\$300,(HSRR1).1 ;HSR STEP REQUEST BRA CYCLE

8.3 LISTING FOR CPU16-BASED MICROCONTROLLERS

Objective: This program continually rotates a stepper motor.

Method: The stepper motor is driven by TPUCH4 through TPUCH7 in a full-step sequence using

the SM Algorithm.

This program was assembled on the IASM16 Assembler available with the ICD16 In-Circuit Debugger from P&E Microcomputer Systems. It was run on an MC68HC16Y1EVB.

CFSR2	equ	\$fel0
CFSR3	equ	\$fel2
HSQR0	equ	\$fel4
HSQR1	equ	\$fel6
HSRR0	equ	\$fel8
HSRR1	equ	\$fela
CPR1	equ	\$fele
PRAM4_0	equ	\$ff40
PRAM4_1	equ	\$ff42
PRAM4_2	equ	\$ff44
PRAM4_3	equ	\$ff46
PRAM4_4	equ	\$ff48
PRAM4_5	equ	\$ff4a



PRAM5_0	equ	\$ff50
PRAM5_1	equ	\$ff52
PRAM5_2	equ	\$ff54
PRAM5_3	equ	\$ff56
PRAM5_4	equ	\$ff58
PRAM5_5	equ	\$ff5a
PRAM6_0	equ	\$ff60
PRAM6_1	equ	\$ff62
PRAM6_2	equ	\$ff64
PRAM6_3	equ	\$ff66
PRAM6_4	equ	\$ff68
PRAM6_5	equ	\$ff6a
PRAM7_0	equ	\$ff70
PRAM7_1	equ	\$ff72
PRAM7_2	equ	\$ff74
PRAM7_3	equ	\$ff76
PRAM7_4	equ	\$ff78
PRAM7_5	equ	\$ff7a

The following code is included to set up the reset vector (\$00000 – \$00006). It may be changed for different systems.

ORG	\$0000	; PUT THE FOLLOWING RESET VECTOR INFORMATION
		;AT ADDRESS \$00000 OF THE MEMORY MAP
DW	\$0000	;ZK=0, SK=0, PK=0
DW	\$0200	;PC=200 INITIAL PROGRAM COUNTER
DW	\$3000	;SP=3000 INITIAL STACK POINTER
DW	\$0000	;IZ=0 DIRECT PAGE POINTER
ORG	\$0400	;BEGIN PROGRAM AT MEMORY LOCATION \$0400

The following code initializes and configures the system, including software watchdog and system clock.

INITSYS			;give initial values for extension registers ;AND INITIALIZE SYSTEM CLOCK AND COP
	LDAB	#\$0F	
	TBEK		; POINT EK TO BANK F FOR REGISTER ACCESS
	LDAB	#\$00	
	TBXK		; POINT XK TO BANK 0
	TBYK		; POINT YK TO BANK 0
	TBZK		; POINT ZK TO BANK 0
	TBSK		
	LDD	#\$0003	;AT RESET, THE CSBOOT BLOCK SIZE IS 512K.
	STD	CSBARBT	;THIS LINE SETS THE BLOCK SIZE TO 64K SINCE
			;THAT IS WHAT PHYSICALLY COMES WITH THE EVB16
	LDAA	#\$7F	;W=0, X=1, Y=111111
	STAA	SYNCR	;SET SYSTEM CLOCK TO 16.78 MHZ
	CLR	SYPCR	;TURN COP (SOFTWARE WATCHDOG) OFF,
			;SINCE COP IS ON AFTER RESET
	LDS	#\$£000	
	LDAB	#\$0F	
	TBEK		;USE BANK \$0F FOR PARAMETER RAM

The following line initializes channels 4 through 7 for SM operation.

LDD #\$DDDD	
STD CFSR2	CHANNEL FUNCTION SELECT



The STEPINIT subroutine configures the channels for SM operation. It sets the acceleration constants and initializes the position registers.

000000000		
STEPINIT	LDD #\$CCCC	
	—	;SET PIN CONTROL 4
	LDD #\$3333	
		;SET PIN CONTROL 5
	LDD #\$9999	
		;SET PIN CONTROL 6
	LDD #\$6666	
	STD PRAM7_1	;SET PIN CONTROL 7
	LDD #\$81	
	STD PRAM4_0	;CHANNEL CONTROL 4
	LDD #\$82	
	STD PRAM5_0	;CHANNEL CONTROL 5
	LDD #\$81	
	STD PRAM6_0	;CHANNEL CONTROL 6
	LDD #\$82	
	STD PRAM7_0	;CHANNEL CONTROL 7
	LDD #\$7FFF	
	STD PRAM4_2	; PRESUMED MIDPOINT LOCATION
	LDD #\$7FFF	
	STD PRAM4_3	;DESIRED POSITION
	LDD #\$1	
	STD PRAM4_4	;NEXT STEP RATE AND MOD CNT
	LDD #\$E07	
	STD PRAM4_5).1;STE	P RATE CNT AND LAST SEC CHN
	LDD #\$4D	
	STD PRAM5_2	;STEP CNTL 0
	LDD #\$D9F	
	STD PRAM5_3	;STEP CNTL 1
	LDD #\$AA00	
	STD HSRR1	;HSR FOR INIT
	LDD #\$FF00	
	STD CPR1	;SET CHNS TO HIGH PRIORITY

The CYCLE subroutine resets the CURRENT_POSITION address to zero and issues a step request. In effect, DESIRED_POSITION never equals CURRENT_POSITION.

CYCLE	LDD	#\$0	
	STD	PRAM4_2	;CURRENT POSITION
	LDD	#\$300	
	STD	HSRR1	;HSR STEP REQUEST
	BRA	CYCLE	

9 SM Algorithm

The following description is provided as a guide only, to aid understanding of the function. The exact sequence of operations in microcode may be different from that shown, in order to optimize speed and code size. TPU microcode source listings for all functions in the TPU function library can be downloaded from the Freescale Freeware bulletin board. Refer to *Using the TPU Function Library and TPU Emulation Mode* (TPUPN00/D) for detailed instructions on downloading and compiling microcode.

The SM time function consists of four states, described below. For clarity, reference is made to internal flags in the following descriptions. These internal TPU control bits are not available to the user. Flag0 determines the direction of rotation of CHANNEL_CONTROL. If negated, a left rotate of



CHANNEL_CONTROL determines the pattern for the output pin level. If asserted, a right rotate of CHANNEL_CONTROL determines the pattern for the output pin level. Flag1 indicates that stepping is in progress.

9.1 State 1: Init

Condition: HSR1, HSR0, M/TSR, LSR, Pin, Flag0 = 10xxxx Match Enable: Disable

Summary:

This state is entered as a result of an HSR %10. In this state, the channel latches are configured using CHANNEL_CONTROL. CHANNEL_CONTROL is subsequently updated by the TPU with PIN_CONTROL.

Algorithm:

Configure the channel latches via CHANNEL_CONTROL Update CHANNEL_CONTROL with PIN_CONTROL Clear flag1 and all service requests Assert interrupt request

9.1.1 State 2: Step_Request

Condition: HSR1, HSR0, M/TSR, LSR, Pin, Flag0 = 11xxxx Match Enable: Disable

Summary:

This state is entered as a result of an HSR %11. During this state, the TPU determines, based on CURRENT_POSITION and DESIRED_POSITION, the direction that the motor should be stepped. Whenever DESIRED_POSITION is less than CURRENT_POSITION, the bit pattern from MSB to LSB defines the output levels at the programmed step rates, i.e., bit 14 is moved into bit 15 to define the output, and flag0 is negated, directing activity to state 3. Whenever DESIRED_POSITION is greater than CURRENT_POSITION, the bit pattern from LSB to MSB defines the output levels at the programmed step rates, i.e., bit 0 is moved into bit 15 to define the output, and flag0 is asserted, directing activity to state 4.

Algorithm:

/* is stepping in progress? */
/* yes, no need to initiate a step request */
/* no, set stepping flag and begin */
/* TCR1 value to be used in STEP_SETUP */
TON) then
/* stepping done */
POSITION) then
/* assert step direction flag */
<pre>/* negate step direction flag */</pre>



9.1.2 State 3: Left_Rot_Chn_Cntl

Condition: HSR1, HSR0, M/TSR, LSR, Pin, Flag0 = 001xx0 Match Enable: Enable

Summary:

This state is entered after a match event while flag0 is negated. In this state, while CURRENT_POSITION is less than DESIRED_POSITION, stepping proceeds in the direction specified by the CHANNEL_CONTROL bit pattern from MSB to LSB.

```
Algorithm:
   LEFT ROT:
      Decrement MOD CNT
      NEXT_STEP_RATE_TEMP = NEXT_STEP_RATE
      If (CURRENT POSITION ≥ DESIRED POSITION + STEP RATE CNT) then
          Decrement CURRENT_POSITION
         If (NEXT STEP RATE < STEP RATE CNT) then
             Increment NEXT_STEP_RATE
         }
         Goto STEP SETUP
                                                                   /* setup next step */
      }
      Else, if (NEXT_STEP_RATE = 1) then
                                                    /*is NEXT_STEP_RATE minimum?*/
         If (CURRENT POSITION > DESIRED POSITION) then
             Decrement CURRENT_POSITION
             Goto STEP_SETUP
                                                                   /* setup next step */
         }
         Else {
             Goto TEST
         }
      }
      Else, {
         Decrement CURRENT_POSITION
         Decrement NEXT_STEP_RATE
          Goto STEP SETUP
                                                                   /* setup next step */
      }
```

9.1.3 State 4: Right_Rot_Chn_Cntl

Condition: HSR1, HSR0, M/TSR, LSR, Pin, Flag0 = 001xx1 Match Enable: Enable

Summary:

This state is entered after a match event while flag0 is asserted. In this state, while CURRENT_POSITION is greater than DESIRED_POSITION, stepping proceeds in the direction specified by the CHANNEL_CONTROL bit pattern from LSB to MSB.

```
Algorithm:
```

```
RIGHT_ROT
Increment MOD_CNT
NEXT_STEP_RATE_TEMP = NEXT_STEP_RATE
If (DESIRED_POSITION ≥ CURRENT_POSITION + STEP_RATE_CNT) then
Increment CURRENT_POSITION
If (NEXT_STEP_RATE < STEP_RATE_CNT) then
Increment NEXT_STEP_RATE
}
Goto STEP_SETUP /* setup next step */
}
```



```
Else, if (NEXT STEP RATE = 1) then
                                                             /*is NEXT STEP RATE minimum?*/
              If (DESIRED POSITION > CURRENT POSITION) then
                  Increment CURRENT POSITION
                  Goto STEP_SETUP
                                                                            /* setup next step */
              }
              Else {
                  Goto TEST
              }
          }
          Else {
              Increment CURRENT POSITION
              Decrement NEXT_STEP_RATE
              Goto STEP_SETUP
                                                                            /* setup next step */
          }
9.1.4 Step Setup Routine (Subroutine)
       STEP_SETUP
                                                   /*calculate match time for step; MATCH TEMP
                                                                       is a temporary register */
           MATCH TEMP = ERT + STEP CNTL1 -
                  STEP_CNTL0 * (NEXT_STEP_RATE_TEMP + 1)]
           SHIFT_DIRECTION_TEMP = flag0
                                                      /* save flag0 state for subsequent branching
                                                               because channel will be changed;
                                                        SHIFT_DIRECTION_TEMP is a temporary
                                                                                      reaister*/
       LOOP
                                                  /*since a separate pair of CHANNEL CONTROL
                                                   and PIN CONTROL parameters are associated
                                                    with each stepper motor channel, the following
                                                    references are to those parameters associated
                                                           with the current channel of operation */
           If (SHIFT DIRECTION TEMP = 0) then
              Rotate CHANNEL CONTROL left
          }
          Else {
                                                              /* SHIFT_DIRECTION_TEMP = 1 */
              Rotate CHANNEL CONTROL right
          If (bit 15 of CHANNEL CONTROL = 0) then
              Configure pin logic for high to low transition
          }
          Else {
                                                          /* bit 15 of CHANNEL_CONTROL = 1 */
              Configure pin logic for low to high transition
          If (MOD CNT = 0) then
              CHANNEL_CONTROL = PIN_CONTROL
          }
           Setup next match time = MATCH_TEMP
           Negate all service requests
           If (LAST_SEC_CHAN = current channel) then {
              Change channel to (current channel + 1)
              Goto LOOP
          }
```

The following table shows the SM state transitions listing the service request sources and channel conditions from current state to next state. **Figure 4** illustrates the flow of SM states.



Current State	HSR	M/TSR	LSR	Pin	Flag0	Next State
Any State	10	_	_	_	_	S1 Init
	11	_	—	—	—	S2 Step_Request
S1 Init	00	1		х	1	S4 Right_Rot_Chn_Cntl
	00	1	—	х	0	S3 Left_Rot_Chn_Cntl
S2 Step_Request	00	1		х	1	S4 Right_Rot_Chn_Cntl
	00	1	—	x	0	S3 Left_Rot_Chn_Cntl
S3 Left_Rot_Chn_Cntl	00	1		х	1	S4 Right_Rot_Chn_Cntl
	00	1	—	x	0	S3 Left_Rot_Chn_Cntl
S4 Right_Rot_Chn_Cntl	00	1		х	1	S4 Right_Rot_Chn_Cntl
	00	1	—	x	0	S3 Left_Rot_Chn_Cntl
Unimplemented	01				_	_
Conditions	00	0	1	—	—	-

SM State Transition Table

NOTES:

1. Conditions not specified are "don't care."

2. HSR = Host service request

LSR = Link service request

M/TSR = Either a match or transition (input capture) service request occurred (M/TSR = 1) or neither occurred (M/TSR = 0).






Figure 4 SM State Flow Diagram



NOTES



NOTES



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, CH370 1300 N. Alma School Road Chandler, Arizona 85224 +1-800-521-6274 or +1-480-768-2130 support@freescale.com

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) support@freescale.com

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor Hong Kong Ltd. Technical Information Center 2 Dai King Street Tai Po Industrial Estate Tai Po, N.T., Hong Kong +800 2666 8080 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document. Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.



For More Information On This Product, Go to: www.freescale.com