Kinetis Microcontrollers

Secure, scalable, ultra-low-power, mixed-signal MCUs

Kinetis microcontrollers (MCUs) consist of multiple hardware- and software-compatible ARM® Cortex®-M0+ and M4-based MCU series with an exciting new roadmap planned to include the new Cortex-M7 core. With a portfolio of almost 1,000 MCUs—the broadest ARM-based MCU portfolio available today—Kinetis MCUs offer exceptional low-power performance, scalability and feature integration with a choice of general purpose or application-specific features.

Ultra Scalable

Preserve your engineering investments with almost 1,000 Kinetis MCUs to choose from, providing unsurpassed availability and scalability of up to 2 MB flash and 256 KB SRAM, with software and hardware compatibility.

Optimized Integration

Reduce overall BOM cost with options for smart on-chip integration including HMI, security, mixed-signal capabilities, and connectivity options such as USB with crystal-less functionality.

Performance and Power Efficiency

Experience the best in performance, up to 180 MHz with floating point unit, and take advantage of extended battery life with multiple low-power modes and enhanced power-conscious peripherals.

Comprehensive Enablement

Speed application development with an extensive suite of software and tools from Freescale and other ARM ecosystem providers.

Security

Take advantage of shared security architecture across the entire Kinetis MCU portfolio, offering a range of solutions that can scale from a simple edge node to an advanced payment solution.
Security and Integrity Solutions

The following pages illustrate the different security modules of Kinetis MCUs. Note that Kinetis MCUs contain numerous resources which can be used to create secure embedded applications. The broad portfolio of devices with a wide range of memory and performance also contains security peripheral options to align to application needs. From firmware protection mechanism to anti-tamper hardware for advanced encryption key management, the Kinetis MCU security architecture is the key to your next secure design.

### Kinetis MCU Security Architecture Features and Benefits

<table>
<thead>
<tr>
<th>Feature</th>
<th>Benefit</th>
<th>Feature Details</th>
<th>Enablement</th>
<th>Products</th>
</tr>
</thead>
<tbody>
<tr>
<td>On-chip flash security and protection mechanisms</td>
<td>Protection from firmware theft and application cloning</td>
<td>• Ability to prevent debug access to the processor • Ability to set a 64-bit key to regain debug access</td>
<td>AN4507: Using the Kinetis Security and Flash Protection Features</td>
<td>All Kinetis devices</td>
</tr>
<tr>
<td>Debug port configuration</td>
<td>Block external access to debug or flash re-programming</td>
<td>Ability to disable JTAG via software port pin control</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Unique ID</td>
<td>Software can be used to uniquely identify the MCU as a trusted device</td>
<td>• 128-bit unique ID (Kinetis K series MCUs) • 80-bit unique ID (Kinetis L series MCUs) • 64-bit Unique ID (Kinetis E series MCUs)</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Boot from internal memory only</td>
<td>Controlled boot conditions to avoid attacks that use external memories</td>
<td>NVM control bits for setting boot conditions</td>
<td>Diploid in Kinetis K80_150, K81_150, K82_150 MCUs</td>
<td></td>
</tr>
<tr>
<td>Encrypted firmware updates using Boot ROM</td>
<td>Secure firmware update with built in ROM routines to reduce software overhead and complexity</td>
<td>• Firmware is encrypted by an AES128 bit key • Fully supports internal flash security, including ability to mass erase or unlock security via the backdoor key • Multiple options for executing the bootloader either at system start-up or under application control at runtime. The ability to configure the QuadSPI interface is based on a configuration block located in the external QuadSPI</td>
<td>Deployed in Kinetis K80_150, K81_150, K82_150 MCUs</td>
<td></td>
</tr>
<tr>
<td>Control of off-chip memory accesses for parallel memories for SDRAM and FlexBus</td>
<td>Controlled program execution conditions to avoid attacks that use external memories</td>
<td>FlexBus security selects if execution can occur from external memory</td>
<td>All Kinetis MCUs with FlexBus peripheral</td>
<td></td>
</tr>
<tr>
<td>Memory protection unit (MPU)</td>
<td>System monitoring of program execution to ensure that firmware is being executed from the expected memory range. Allows sandboxing, running software with restricted access permissions.</td>
<td></td>
<td>Deployed in Kinetis K80_150, K81_150, K82_150, K70_120, K63_120, K64_120, K60_120, K53_100, K24_120, K21_120, K21_50, K11_50 MCUs</td>
<td></td>
</tr>
<tr>
<td>Flash access control (FAC) configurable memory protection scheme designed to allow end users to utilize software libraries while offering programmable restrictions to these libraries</td>
<td></td>
<td></td>
<td>Deployed in Kinetis K22_100, K26_180, K66_180, K65_180, K80_150, K81_150, K82_150 MCUs</td>
<td></td>
</tr>
<tr>
<td>Hardware and software mechanisms for acceleration of symmetric cryptography and hashing functions</td>
<td></td>
<td></td>
<td>Deployed in Kinetis K80_150, K81_150, K82_150, K70_120, K63_120, K64_120, K60_120, K53_100, K24_120, K21_120, K21_50, K11_50 MCUs</td>
<td></td>
</tr>
<tr>
<td>LTC: Cryptographic co-processor for AES, DES and public key cryptography</td>
<td>Offload CPU and reduced software footprint Acceleration for RSA2048, ECCDSA and ECDH reduces the latency for authentication, and encryption.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>On-the-fly AES decryption from external serial NOR flash</td>
<td>Secure off-chip firmware</td>
<td>Hardware module supporting AES128 counter mode decryption from external flash data fetched by the QuadSPI to allow execute in place with no added latency</td>
<td>Deployed in Kinetis K81_150, K82_150 MCUs</td>
<td></td>
</tr>
<tr>
<td>Tamper detect module with up to 8 tamper pins</td>
<td>Reduce external circuits needed to support anti-tamper mechanisms</td>
<td>Secure key storage space with asynchronous erasure when tamper events occur. Tamper detection for pin, temperature, voltage and clock, as well as active tamper</td>
<td>Application note available for NDA customers</td>
<td>Deployed in Kinetis K81_150, K70_120, K61_120, K63_120, K21_120, K21_50, K11_50 MCUs</td>
</tr>
<tr>
<td>Secure session RAM</td>
<td>Memory scratch pad for secure functions</td>
<td>RAM memory block designed for storage of sensitive information (such as encryption session keys), which is automatically cleared in the event of the detection of a tamper event</td>
<td>Deployed in Kinetis K81_150 MCUs</td>
<td></td>
</tr>
</tbody>
</table>
Hardware Encryption

Overview
The hardware encryption coprocessor offers developers secure data transfer and storage. It supports the hardware implementation of a set of specialized operations to improve the throughput of software-based security encryption/decryption procedures and message digest functions.

Features
- Supports DES, 3DES, AES, MD5, SHA-1 and SHA-256 algorithms, the most common functions needed to support encryption and hashing of data
- Ability to send up to three commands in one data write operation to improve throughput beyond software algorithms
- Implements the innermost security kernel functions using the coprocessor instructions that are supported by a complimentary software library
- Implements higher level functions in software by using the standard processor instructions
- Provides excellent support for network security standards (SSL, IPsec)
- Permits the implementation of any higher level functions or modes of operation (HMAC, CBC, etc.)

Freescale offers a complimentary cryptographic software example as an application note:
CAUAP: Crypto Acceleration Unit: CAU and mmCAU software library

Cryptographic Technology MMCAU Block Diagram

mmCAU Internal Modules

<table>
<thead>
<tr>
<th>Item</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Translator submodule</td>
<td>Provides the bridge between the private APB interface and the CAU module. Passes memory mapped commands and data on the APB to/from the CAU.</td>
</tr>
<tr>
<td>Four entry FIFO</td>
<td>Contains commands and input operands plus the associated control captured from the PPB and sent to the CAU.</td>
</tr>
<tr>
<td>CAU</td>
<td>Three terminal block with a command and (optional) input operand and result bus</td>
</tr>
</tbody>
</table>
External Watchdog Monitor (EWM)

Overview
The watchdog is used to monitor the flow and execution of embedded software within an MCU. The external watchdog monitor is designed as a redundant watchdog system that monitors external circuits, as well as the MCU software flow. This provides a backup mechanism to the internal watchdog that resets the MCU’s CPU and peripherals.

Features
- Independent LPO clock source provides a reliable integrated clock source
- Programmable time-out period specified in terms of number EWM LPO clock cycles provides flexibility for working with a wide range of external options
- Windowed refresh option
- One output port that, when asserted, is used to reset or place the external circuit into safe mode
- One input port that allows an external circuit to control the output port signal
- Operates in wait, stop and debug modes

External Watchdog Block Diagram

1 Compare High > Counter > Compare Low
Memory Protection Unit

Overview
The memory protection unit concurrently monitors system bus transactions and evaluates their appropriateness using pre-programmed region descriptors that define memory spaces and their access rights. Memory references that have sufficient access control rights are allowed to complete, while references that are not mapped to any region descriptor or have insufficient rights are terminated with a protection error response.

Features
• Up to 16 program-visible 128-bit region descriptors provide maximum flexibility for software management of multiple layers of access control
• Read, write, execute attributes can be set
• Hardware-assisted maintenance of the descriptor valid bit minimizes coherency issues
• Detects access protection errors if a memory reference does not hit in any memory region, or if the reference is illegal in all hit memory regions. If an access error occurs, the reference is terminated with an error response and the memory protection unit inhibits the bus cycle being sent to the targeted slave device.
• Error registers (per slave port) capture the last faulting address, attributes and other information for traceability of faults
• Global memory protection unit enable/disable control bit for easy control

Memory Protection Unit Block Diagram
Tamper Detect

Overview
The tamper detect module provides secure key storage with internal/external tamper detect for unsecure flash, temperature, clock, supply voltage variations and physical attack detection.

Features
- Independent power supply, POR and 32 KHz oscillator
- 32 bytes of secure storage, reset on tamper detect
- Tamper time register records time of tamper detect
- Two active tamper shift registers each with configurable polynomial
- Register protection
- Up to 10 internal tamper sources, including time counter overflow, voltage, temperature and clock out-of-range, flash security disable and test mode entry, and optional DryIce and security module
- Up to eight external tamper pins capable of generating interrupt or tamper event
- Configurable polarity and digital glitch filter with optional prescaler
- Configurable for either static or active tamper input
- Supports software-initiated tamper pin assertion
Random Number Generator

Overview

There are two types of random number generators available with Kinetis MCUs. The first of which is the random number generator accelerator, which is a digital integrated circuit capable of generating 32-bit random numbers.

- The random bits are generated by clocking shift registers with clocks derived from ring oscillators
- The configuration of the shift registers ensures statistically good data
- The oscillators with their unknown frequencies provide the required entropy needed to create random data

It is highly recommended to use the random data produced by this module as an input seed to a NIST approved pseudo random number generator.

The second random number generator available with the Kinetis K8x MCU family is the stand-alone true random number generator, or SA-TRNG. The SA-TRNG is a hardware accelerator module that generates a 512-bit entropy as needed by an entropy consuming module or by other post processing functions.

The entropy generated by an TRNG is intended for direct use by functions that generate secret keys, per-message secrets, random challenges, and other similar quantities used in cryptographic algorithms.

TRNG is based on collecting bits from a random noise source. This random noise source is a ring oscillator that is sensitive to random noise (temperature variations, voltage variations, cross-talk and other random noise) within the device in which the TRNG is used.

TRNG can be used to seed a hardware or software based implementation of a DRBG defined by SP800-90.
LP Trusted Crypto (LTC)

Overview
LP trusted cryptography combines multiple cryptographic hardware accelerator engines that share common registers. This version of LTC supports AES, DES, 3DES, RSA and ECC.

Features
- AES128 and AES256 support; and support for:
  - Confidentiality (ECB, CBC, CTR, OFB, CFB128)
  - Authenticated confidentiality (CCM)
  - Authentication (XCBC-MAC, CMAC)
- Single- and triple-DES functionality and ECB, CBC, CFB, and OFB modes as well as key parity checking in compliance with the DES specification.
- Public key hardware accelerator capable of performing a number of different operations used in public-key cryptography, including modular arithmetic functions such as addition, subtraction, multiplication, exponentiation, reduction, and inversion, as well as elliptic curve functions for point addition, point doubling, and point multiplication.

Software Enablement
- The LTC driver is provided in the Kinetis SDK
  - Support for symmetric and asymmetric modes
  - Public key cryptography support
    - RSA, ECDSA, ECDH

LP Trusted Crypto (LTC) Block Diagram
On-The-Fly AES Decryption Module (OTFAD)

Features

- On-the-fly decryption module is combined with an external flash memory controller known as the QuadSPI to support interfacing to encrypted external serial NOR flash memory.

- Combined access speed of QuadSPI, coupled with internal processor-local cache memories allow the application code to be executed directly from the external memory without the need to copy the code into another (faster) memory.

- The OTFAD engine implements a block cipher mode of operation, specifically supporting the counter mode (CTR).

- OTFAD engine post decryption transfers the data in clear back to QuadSPI Rx buffer that is then available for the system.

- Hardware support available for four independent decryption segments, known as memory context
  - Each context has a unique 128-bit key, 64-bit counter and 64-bit memory region descriptor
Resources

Product Pages

freescale.com/Kinetis/Kseries:
- Kinetis K8x MCU Family
- Kinetis K7x MCU Family
- Kinetis K6x MCU Family
- Kinetis K2x MCU Family
- Kinetis K1x MCU Family

Freescale Freedom Development Platform

freescale.com/Freedom

Tower System Modular Development Platform

freescale.com/Tower

Software Development Kit for Kinetis MCUs

freescale.com/KSDK

Complimentary USB Stack with Personal Healthcare Device and USB Audio Classes

freescale.com/USB

Sensor Fusion Solutions

http://www.freescale.com/sensorfusion

Freescale Touch Software

www.freescale.com/TouchSW

For more information, please visit freescale.com/Security