



1 General description

The 33772 is a SMARTMOS lithium-ion battery cell controller IC designed for automotive applications, such as hybrid electric (HEV) and electric vehicles (EV) along with industrial applications, such as energy storage systems (ESS) and uninterruptible power supply (UPS) systems.


The device performs ADC conversions of the differential cell voltages and current, as well as battery coulomb counting and battery temperature measurements. The information is digitally transmitted through the Serial Peripheral Interface (SPI) or Transformer Isolation (TPL) to a microcontroller for processing.

2 Features

- 5.0 V \leq V_{PWR} \leq 30 V operation, 40 V transient
- 3 to 6 cells management
- 0.8 mV total cell voltage measurement error
- Isolated 2.0 Mbps differential communication or 4.0 Mbps SPI
- Addressable on initialization
- Synchronized cell voltage/current measurement with coulomb count
- Total stack voltage measurement
- Seven GPIO/temperature sensor inputs
- 5.0 V reference supply output with 5 mA capability
- · Automatic over/undervoltage and temperature detection routable to fault pin
- Integrated sleep mode over/undervoltage and temperature monitoring
- Onboard 300 mA passive cell balancing with diagnostics
- Hot plug capable
- · Detection of internal and external faults, as open lines, shorts, and leakages
- · Designed to support ISO 26262 up to ASIL D safety system
- Fully compatible with the MC33771 for a maximum of 14 cells
- Qualified in compliance with AEC-Q100



MC33772B Battery cell controller IC




3 Simplified application diagram

MC33772B_SDS Short data sheet: technical data

MC33772B

Battery cell controller IC



MC33772B Battery cell controller IC

Applications 4

- · Automotive: 12 V to high-voltage battery packs
- · E-bikes, e-scooters
- Energy Storage Systems (ESS)
- Uninterruptible Power Supply (UPS)
- · Battery junction box

Ordering information 5

5.1 Part numbers definition

MC33772B x y z AE/R2

Table 1. Pa	rt number l	breakdown
Code	Option	Description
x	S	x = S (SPI communication type)
X	Т	x = T (TPL communication type)
	А	y = A (Advanced)
V.	В	y = B (Basic)
У	С	y = C (Current)
	Р	y = P (Premium)
	0	z = 0 (0 channels)
z	1	z = 1 (3 to 6 channels)
	2	z = 2 (3 to 4 channels)
	AE	Package suffix
	R2	Tape and reel indicator

5.2 Part numbers list

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided at <u>http://www.nxp.com</u>.


Part Number ^[1]			Number of monitored	Cell balancing	Precision GPIO as	Functional verification	Current measurement	Communication	
	СТх	Cell OV/UV	cells		temperature measurement channel and OT/UT	and diagnostics	channel and coulomb counter	SPI	TPL
MC33772BSA1AE	Yes	Yes	3 to 6	Yes	Yes	Yes	No	Yes	No
MC33772BSA2AE	Yes	Yes	3 to 4	Yes	Yes	Yes	No	Yes	No
MC33772BSP1AE	Yes	Yes	3 to 6	Yes	Yes	Yes	Yes	Yes	No
MC33772BSP2AE	Yes	Yes	3 to 4	Yes	Yes	Yes	Yes	Yes	No
MC33772BTA1AE	Yes	Yes	3 to 6	Yes	Yes	Yes	No	Yes	Yes
MC33772BTA2AE	Yes	Yes	3 to 4	Yes	Yes	Yes	No	Yes	Yes
MC33772BTB1AE	Yes	Yes	3 to 6	No	No	No	No	Yes	Yes
MC33772BTC0AE	No	No	0	No	Yes	Yes	Yes	Yes	Yes
MC33772BTP1AE	Yes	Yes	3 to 6	Yes	Yes	Yes	Yes	Yes	Yes
MC33772BTP2AE	Yes	Yes	3 to 4	Yes	Yes	Yes	Yes	Yes	Yes

[1] To order parts in tape and reel, add an R2 suffix to the part number.

Table 2.	Orderable	part va	riations

6 Pinning information

6.1 Pinout diagram



6.2 Pin definitions

Table 3. Pin definitions Pin number Pin name **Pin function** Definition 1 VPWR2 Input Power supply input to the 33772 2 VPWR1 Input Power supply input to the 33772 3 FAULT Fault output dependent on user defined internal or external faults. If not used, it must Output be left open. VPRE 4 Output Pre-regulator voltage. Connect to 470 nF capacitor. 5 VCP Output Charge pump capacitor ground, decouple with 10 nF. 6 GNDCP Ground Charge pump capacitor ground 7 CT 6 Input Cell terminal pin 6 input. Terminate to LPF resistor. 8 CB 6 Output Cell balance driver. Terminate to cell 6 cell balance load resistor. 9 CB 6:5 C Output Cell balance 6:5 common. Terminate to cell 6 and 5 common pin. 10 CB_5 Output Cell balance driver. Terminate to cell 5 cell balance load resistor. Cell terminal pin 5 input. Terminate to LPF resistor. 11 CT 5 Input 12 CT 4 Input Cell terminal pin 4 input. Terminate to LPF resistor. Cell balance driver. Terminate to cell 4 cell balance load resistor. 13 CB 4 Output

MC33772B_SDS

MC33772B

Battery cell controller IC

InstructionInstructionto ground to use TPL communication.24RESETInputRESET is an active high input. RESET has an internal pull down. If not used, it is shorted to GND.25SDAI/OI ² C data26SCLI/OI ² C clock27SOOutputSPI serial output28VDDIOInputIO voltage for I ² C and SPI interfaces. Voltage level corresponding to Logic 1 will the same as VDDIO.29CSBInputSPI active low chip select. If not used, it must be shorted to ground.30VCOMOutputCommunication decoupling ground, terminate to GNDSUB.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDTX_OUT-I/OSPI clock or TPL receive/transmit input negative34SLK/RDTX_IN+I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OGeneral purpose input/output36ANO GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39ANS GPIO3I/OGeneral purpose input/output40ANS GPIO3I/OGeneral purpose input/output41ANS GPIO4I/OGeneral purpose input/output42ANS GPIO5I/OGeneral purpose input/output43ISENSE-InputCurrent measurement input -44ISENSE-InputCurrent measurement inp	Pin number	Pin name	Pin function	Definition
CT_3 Input Cell terminal pin 3 input. Terminate to LPF resistor. 17 CT_2 Input Cell pin 2 input. Terminate to LPF resistor. 18 CB_2 Output Cell balance driver. Terminate to cell 2 cell balance load resistor. 19 CB_2:1_C Output Cell balance driver. Terminate to cell 2 cell balance load resistor. 19 CB_1 Output Cell balance driver. Terminate to cell 2 cell balance load resistor. 21 CT_1 Input Cell terminal REF input. Terminate to cell 7 ensistor. 22 CT_REF Input Cell terminal REF input. Terminate to LPF resistor. 23 SPI_COM_EN Input SPI communication enable input. Wire to VPRE to use SPI communication, else to ground to use TPL communication user TPL communication. 24 RESET Input Pf codata 25 SDA I/O I ² C clock 26 SDA I/O I ² C clock 27 SO Output Communication equilator output, decouple with 2.2 µF to CGND. 28 RDTX_OUT Input SPI active low chip select. If not used, it must be shorted to ground. 29	14	CB_4:3_C	Output	Cell balance 4:3 common. Terminate to cell 4 and 3 common pin.
17 CT_2 Input Cell pin 2 input. Terminate to LPF resistor. 18 CB_2 Output Cell balance driver. Terminate to cell 2 cell balance load resistor. 19 CB_2:1_C Output Cell balance driver. Terminate to cell 2 and 1 common pin. 20 CB_1 Output Cell balance driver. Terminate to cell 1 cell balance load resistor. 21 CT_1 Input Cell pin 1 input. Terminate to LPF resistor. 23 SPLCOM_EN Input Cell terminal REF input. Terminate to LPF resistor. 24 RESET Input Cell terminal REF input. Terminate to LPF resistor. 25 SDA I/O I/C data 26 SCL INO I/C data 27 SP Output SPI active low chip select. If not used, it must be shorted to ground. 28 SO Output SPI active low chip select. If not used, it must be shorted to ground. 29 CSB Input SPI active low chip select. If not used, it must be shorted to ground. 30 VCOM Output Communication regulator output, decouple with 2.2 µF to CGND. 31 CGND Ground Communication decoupling ground, terminate to GNDSUB. 32 RDTX_OUT- I/O SPI active low chip select. If not used, it must be shorted to ground.	15	CB_3	Output	Cell balance driver. Terminate to cell 3 cell balance load resistor.
18 CB_2 Output Cell balance driver. Terminate to cell 2 cell balance load resistor. 19 CB_2:1_C Output Cell balance driver. Terminate to cell 2 and 1 common pin. 20 CB_1 Output Cell balance driver. Terminate to cell 1 cell balance load resistor. 21 CT_1 Input Cell pin 1 input. Terminate to LPF resistor. 22 CT_REF Input Cell terminal REF input. Terminate to VPE to use SPI communication, else for ground to use TPL communication. 23 SPI_COM_EN Input SPI communication enable input. Wire to VPE to use SPI communication, else for ground to use TPL communication. 24 RESET Input Prestination enable input. Mire to VPE to use SPI communication else to to SNO 25 SDA I/O Prestination else to the sing internal pull down. If not used, if communication enable input. Wire to VPE to use SPI communication else to SNO 26 SDA I/O Prestination of SNO 27 SO Output SPI colock 28 VDIO Input SPI colock or TPL convertinates to SNDSUB. 29 CSB Ground Communication decoupling ground, terminate to GNDSUB.	16	CT_3	Input	Cell terminal pin 3 input. Terminate to LPF resistor.
CB_2:1_COutputCell balance 2:1 common. Terminate to cell 2 and 1 common pin.20CB_1OutputCell balance driver. Terminate to cell 1 cell balance load resistor.21CT_1InputCell pin 1 input. Terminate to LPF resistor.22CT_REFInputCell terminal REF liput. Terminate to LPF resistor.23SPI_COM_ENNInputSPI communication enable input. Wire to VPRE to use SPI communication, else to ground to use TPL communication.24RESETInputRESET is an active high input. RESET has an internal pull down. If not used, it communication25SDAI/Oi ² C clock26SCLI/Oi ² C clock27SOOutputSPI serial output28VDDIOInputSPI active low chip select. If not used, it must be shorted to ground.29CSBInputCommunication decoupling ground, terminate to GNDSUB.21CGNDGroundCommunication decoupling ground, terminate to GNDSUB.22RDTX_OUTI/OSPI active low chip select. If not used, it must be shorted to ground.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDTX_OUTI/OSPI active low chip select. If not used, it must be shorted to ground.33SCLK/RDTX_IN-I/OSPI active low chip select. If not used, it must be shorted to ground.34MDX_OUTI/OSPI active low chip select. If not used, it must be shorted to ground.35RDTX_OUTI/OSPI active low chip select. If not used, it must	17	CT_2	Input	Cell pin 2 input. Terminate to LPF resistor.
CB_1 Output Cell balance driver. Terminate to cell 1 cell balance load resistor. 21 CT_1 Input Cell pin 1 input. Terminate to LPF resistor. 22 CT_REF Input Cell terminal REF input. Terminate to LPF resistor. 23 SPI_COM_EN Input SPI communication enable input. Wire to VPRE to use SPI communication, else to ground to use TPL communication. 24 RESET Input RESET is an active high input. RESET has an internal pull down. If not used, it communication 24 SDA V/O rC data 26 SDA V/O rC data 26 SDA V/O rC data 26 SCL VO PC dock 27 SO Output SPI serial output 28 VDDIO Input SPI active low chip select. If not used, it must be shorted to ground. 29 CSB Input SPI active low chip select. If not used, it must be shorted to ground. 30 VCOM Output Communication decoupling ground, terminate to GNDSUB. 31 GRDT_OT	18	CB_2	Output	Cell balance driver. Terminate to cell 2 cell balance load resistor.
P1CT_1InputCell pin 1 input. Terminate to LPF resistor.22CT_REFInputCell terminal REF input. Terminate to LPF resistor.23SPI_COM_ENInputSPI communication enable input. Wire to VPRE to use SPI communication, else to ground to use TPL communication.24RESETInputRESET is an active high input. RESET has an internal pull down. If not used, it c shorted to GND.25SDAVOI²C data26SCLVOI²C clock27SOOutputSPI serial output28VDDOInputIC voltage for I²C and SPI interfaces. Voltage level corresponding to Logic 1 will the same as VDDO.29CSBInputSPI active low chip select. If not used, it must be shorted to ground.30VCOMOutputCommunication decoupling ground, terminate to GNDSUB.31CGNDGroundCommunication decoupling ground, terminate on SDDSUB.33SLK/RDTX_IN+VOSPI serial input or TPL receive/transmit input negative34SI/RDTX_OUT+VOTPL receive/transmit output positive35RDTX_OUT+VOGeneral purpose input/output36AN2 GPIO2VOGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2VOGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output40AN3 GPIO3I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose	19	CB_2:1_C	Output	Cell balance 2:1 common. Terminate to cell 2 and 1 common pin.
22CT_REFInputCell terminal REF input. Terminate to LPF resistor.23SPI_COM_ENInputSPI communication enable input. Wire to VPRE to use SPI communication, else to ground to use TPL communication.24RESETInputRESET is an active high input. RESET has an internal pull down. If not used, it c shorted to GND.25SDAVOI ² C data26SLVOI ² C clock27SOOutputSPI serial output28VDDOInputSPI serial output29CSBInputSPI active low chip select. If not used, it must be shorted to ground.29CSMOutputSPI active low chip select. If not used, it must be shorted to ground.30VCOMOutputCommunication decoupling ground, terminate to GNDSUB.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDTX_OUT-I/OSPI active low chip select. If not used, it must be shorted to ground.33SCLK/RDTX_IN+I/OSPI active/transmit output negative34MDTA_OUT-I/OSPI active/transmit output negative35RDTX_OUT+I/OSPI serial input or TPL receive/transmit input positive36AN0 GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/	20	CB_1	Output	Cell balance driver. Terminate to cell 1 cell balance load resistor.
23PL_COM_ENInputSPI communication enable input. Wire to VPRE to use SPI communication, else to ground to use TPL communication.24RESETInputRESET is an active high input. RESET has an internal pull down. If not used, it c ground to use TPL communication.25SDAI/OI ² C data26SCLI/OI ² C clock27SOOutputSPI serial output28VDDIOInputSPI serial output29CSBInputSPI active low chip select. If not used, it must be shorted to ground.30VCOMOutputCommunication regulator output, decouple with 2.2 µF to CGND.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDTX_OUT-I/OTPL receive/transmit input negative34SI/RDTX_IN+I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OGeneral purpose input/output36ANO GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output39ANS GPIO5I/OGeneral purpose inp	21	CT_1	Input	Cell pin 1 input. Terminate to LPF resistor.
IndexInstructionto ground to use TPL communication.24RESETInputRESET is an active high input. RESET has an internal pull down. If not used, it or25SDAI/OI ² C data26SCLUOI ² C dock27SOOutputSPI serial output28VDDIOInputSPI serial output29SDBInputSPI serial output29CSBInputSPI serial output20CSBInputSPI active low chip select. If not used, it must be shorted to ground.30VCBOMOutputCommunication decoupling ground, terminate to GNDSUB.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDT_QUT-I/OPI receive/transmit output negative34SI/RDTX_INFI/OSPI serial input or TPL receive/transmit input positive35RDT_QUT+I/OSPI serial input or TPL receive/transmit input positive36NA GPIOOI/OSPI serial input or TPL receive/transmit input positive37ANI GPIO1I/OGeneral purpose input/output38ANZ GPIO2I/OGeneral purpose input/output39ANS GPIO3I/OGeneral purpose input/output39ANS GPIO3I/OGeneral purpose input/output39ANS GPIO3I/OGeneral purpose input/output30ANS GPIO3I/OGeneral purpose input/output30ANS GPIO3I/OGeneral purpose input/output <td< td=""><td>22</td><td>CT_REF</td><td>Input</td><td>Cell terminal REF input. Terminate to LPF resistor.</td></td<>	22	CT_REF	Input	Cell terminal REF input. Terminate to LPF resistor.
IndexNotice is borded to GND.25SDAI/OI ² C data26SCLI/OI ² C dock27SOOutputSPI serial output28VDDOInputID voltage for I ² C and SPI interfaces. Voltage level corresponding to Logic 1 will te same as VDDIO.29CSBInputSPI serial output30CSMOutputSPI active low chip select. If not used, it must be shorted to ground.31CGNDGroundCommunication regulator output, decouple with 2.2 µF to CGND.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDTX_OUT-I/OSPI serial input or TPL receive/transmit input negative34SI/KDTX_IN-I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OGeneral purpose input/output36ANO GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output40ANS GPIO4I/OGeneral purpose input/output41ANS GPIO5I/OGeneral purpose input/output42ANG GPIO6I/OGeneral purpose input/output43SENSE+IputCurrent measurement input +44ISENSE-IputCurrent measurement input -45GNDI/ODigital ground, terminate to GNDSUB46 <td>23</td> <td>SPI_COM_EN</td> <td>Input</td> <td>SPI communication enable input. Wire to VPRE to use SPI communication, else wire to ground to use TPL communication.</td>	23	SPI_COM_EN	Input	SPI communication enable input. Wire to VPRE to use SPI communication, else wire to ground to use TPL communication.
26SCLI/OI ² C clock27SOOutputSPI serial output28VDDIOInputIO voltage for I ² C and SPI interfaces. Voltage level corresponding to Logic 1 will the same as VDDIO.29CSBInputSPI active low chip select. If not used, it must be shorted to ground.30VCOMOutputCommunication regulator output, decouple with 2.2 µF to CGND.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDT_OUT-I/OSPI clock or TPL receive/transmit input negative33SCLK/RDTX_IN-I/OSPI serial input or TPL receive/transmit input positive34SI/RDT_OUT-I/OGeneral purpose input/output35RDT_OUT+I/OGeneral purpose input/output36ANO GPIO0I/OGeneral purpose input/output37ANI GPIO1I/OGeneral purpose input/output40ANS GPIO2I/OGeneral purpose input/output41ANS GPIO3I/OGeneral purpose input/output42ANG GPIO4I/OGeneral purpose input/output43SENSE+InputCurrent measurement input +44SENSE-InputCurrent measurement input +45AGNDI/OAnalog ground, terminate to GNDSUB46JONDI/ODigital ground, terminate to GNDSUB47ANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.	24	RESET	Input	RESET is an active high input. RESET has an internal pull down. If not used, it can be shorted to GND.
27SOOutputSPI serial output28VDIOInputIO voltage for 1²C and SPI interfaces. Voltage level corresponding to Logic 1 will the same as VDDIO.29CSBInputSPI active low chip select. If not used, it must be shorted to ground.30VCOMOutputCommunication regulator output, decouple with 2.2 µF to CGND.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDTX_OUT-I/OTPL receive/transmit output negative33SCLK/RDTX_IN-I/OSPI serial input or TPL receive/transmit input positive34SI/RDTX_OUT+I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OGeneral purpose input/output36ANO GPIOOI/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output40AN4 GPIO4I/OGeneral purpose input/output41ANS GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input +45AGNDI/ODigital ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroun	25	SDA	I/O	l ² C data
28VDDIOInputIO voltage for 1 ² C and SPI interfaces. Voltage level corresponding to Logic 1 will the same as VDDIO.29CSBInputSPI active low chip select. If not used, it must be shorted to ground.30VCOMOutputCommunication regulator output, decouple with 2.2 µF to CGND.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDTX_OUT-I/OTPL receive/transmit output negative33SCLK/RDTX_IN-I/OSPI clock or TPL receive/transmit input positive34SI/RDTX_OUT+I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OGeneral purpose input/output36ANO GPIOOI/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output40AN4 GPIO4I/OGeneral purpose input/output41ANS GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input +45AGNDI/ODigital ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery clu	26	SCL	I/O	l ² C clock
111 <th< td=""><td>27</td><td>SO</td><td>Output</td><td>SPI serial output</td></th<>	27	SO	Output	SPI serial output
30VCOMOutputCommunication regulator output, decouple with 2.2 µF to CGND.31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDTX_OUT-I/OTPL receive/transmit output negative33SCLK/RDTX_IN-I/OSPI clock or TPL receive/transmit input negative34SI/RDTX_IN+I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OGeneral purpose input/output36AN0 GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output41ANS GPIO4I/OGeneral purpose input/output42ANG GPIO5I/OGeneral purpose input/output43ISENSE+InputGeneral purpose input/output44ISENSE+InputCurrent measurement input +45AGNDI/OGeneral purpose input/output46DGNDI/OGeneral purpose input/output47VANAOutputCurrent measurement input +48GNDSUBGroundPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	28	VDDIO	Input	IO voltage for I ² C and SPI interfaces. Voltage level corresponding to Logic 1 will be the same as VDDIO.
31CGNDGroundCommunication decoupling ground, terminate to GNDSUB.32RDTX_OUT-I/OTPL receive/transmit output negative33SCLK/RDTX_IN-I/OSPI clock or TPL receive/transmit input negative34SI/RDTX_IN+I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OGeneral purpose input/output positive36AN0 GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output41ANS GPIO4I/OGeneral purpose input/output42AN6 GPIO5I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/ODigital ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	29	CSB	Input	SPI active low chip select. If not used, it must be shorted to ground.
32RDTX_OUT-I/OTPL receive/transmit output negative33SCLK/RDTX_IN-I/OSPI clock or TPL receive/transmit input negative34S/RDTX_IN+I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OSPI serial input or TPL receive/transmit input positive36AN0 GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output40AN4 GPIO4I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/ODigital ground, terminate to GNDSUB46DGNDI/OPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	30	VCOM	Output	Communication regulator output, decouple with 2.2 µF to CGND.
33SCLK/RDTX_IN-I/OSPI clock or TPL receive/transmit input negative34SI/RDTX_IN+I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OTPL receive/transmit output positive36AN0 GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	31	CGND	Ground	Communication decoupling ground, terminate to GNDSUB.
34SI/RDTX_IN+I/OSPI serial input or TPL receive/transmit input positive35RDTX_OUT+I/OTPL receive/transmit output positive36AN0 GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output40AN4 GPIO4I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	32	RDTX_OUT-	I/O	TPL receive/transmit output negative
35RDTX_OUT+I/OTPL receive/transmit output positive36AN0 GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output40AN4 GPIO4I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	33	SCLK/RDTX_IN-	I/O	SPI clock or TPL receive/transmit input negative
36AN0 GPIO0I/OGeneral purpose input/output37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output40AN4 GPIO4I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	34	SI/RDTX_IN+	I/O	SPI serial input or TPL receive/transmit input positive
37AN1 GPIO1I/OGeneral purpose input/output38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output40AN4 GPIO4I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	35	RDTX_OUT+	I/O	TPL receive/transmit output positive
38AN2 GPIO2I/OGeneral purpose input/output39AN3 GPIO3I/OGeneral purpose input/output40AN4 GPIO4I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	36	AN0 GPIO0	I/O	General purpose input/output
39AN3 GPIO3I/OGeneral purpose input/output40AN4 GPIO4I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/OAnalog ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	37	AN1 GPIO1	I/O	General purpose input/output
40AN4 GPIO4I/OGeneral purpose input/output41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/OAnalog ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	38	AN2 GPIO2	I/O	General purpose input/output
41AN5 GPIO5I/OGeneral purpose input/output42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/OAnalog ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	39	AN3 GPIO3	I/O	General purpose input/output
42AN6 GPIO6I/OGeneral purpose input/output43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/OAnalog ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	40	AN4 GPIO4	I/O	General purpose input/output
43ISENSE+InputCurrent measurement input +44ISENSE-InputCurrent measurement input -45AGNDI/OAnalog ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	41	AN5 GPIO5	I/O	General purpose input/output
44ISENSE-InputCurrent measurement input -45AGNDI/OAnalog ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	42	AN6 GPIO6	I/O	General purpose input/output
45AGNDI/OAnalog ground, terminate to GNDSUB46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	43	ISENSE+	Input	Current measurement input +
46DGNDI/ODigital ground, terminate to GNDSUB47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	44	ISENSE-	Input	Current measurement input -
47VANAOutputPrecision ADC analog supply. Decouple with 47 nF capacitor to AGND.48GNDSUBGroundGround reference for device, terminate to reference of battery cluster.	45	AGND	I/O	Analog ground, terminate to GNDSUB
48 GNDSUB Ground Ground reference for device, terminate to reference of battery cluster.	46	DGND	I/O	Digital ground, terminate to GNDSUB
	47	VANA	Output	Precision ADC analog supply. Decouple with 47 nF capacitor to AGND.
	48	GNDSUB	Ground	Ground reference for device, terminate to reference of battery cluster.
49 GNDFLAG Ground Exposed pad, terminate to lowest potential of the battery cluster and to heat dissipation area of PCB.	49	GNDFLAG	Ground	Exposed pad, terminate to lowest potential of the battery cluster and to heat dissipation area of PCB.

7 General product characteristics

7.1 Ratings and operating requirements relationship

The operating voltage range pertains to the VPWR pins referenced to the AGND pins.

	s. operating requirements			
Fatal range	Lower limited operating range	Normal operating range	Upper limited operating range	Fatal range
Permanent failure may occur	No permanent failure, but IC functionality is not guaranteed	100 % functional		Permanent failure may occur
V _{PWR} < -0.3 V	$5.0 \text{ V} \le \text{V}_{\text{PWR}} \le 6.0 \text{ V} \text{ (SPI)}$	$6.0 \text{ V} \leq \text{V}_{\text{PWR}} \leq 30 \text{ V} \text{ (SPI)}$	$30 \text{ V} < \text{V}_{\text{PWR}} \le 40 \text{ V}$	40 V < V _{PWR}
	$6.4 \text{ V} \le \text{V}_{\text{PWR}} \le 7.0 \text{ V} \text{ (TPL)}$	7.0 V ≤ V_{PWR} ≤ 30 V (TPL)		
	Reset range:		IC parameters	
	–0.3 V ≤ V _{PWR} ≤ 5.0 V (SPI)		might be out of	
	$-0.3 \text{ V} \le \text{V}_{\text{PWR}} \le 6.4 \text{ V} (\text{TPL})$		specification.	
	POR with V _{PWR} falling:		Detection of V _{PWR} overvoltage is	
	4.8 V ≤ V _{PWR} < 5.0 V (SPI)		functional	
	6.1 V ≤ V _{PWR} < 6.4 V (TPL)		lanotional	
	POR with V _{PWR} rising:			
	5.6 V ≤ V _{PWR} < 6.0 V (SPI)			
	$6.6 \text{ V} \le \text{V}_{\text{PWR}} < 7.0 \text{ V} \text{ (TPL)}$			
	Handling r	ange - No permanent failure		1

Table 4. Ratings vs. operating requirements

In both upper and lower limited operating range, no information can be provided about IC performance. Only the detection of V_{PWR} overvoltage is guaranteed in the upper limited operating range.

Performance in normal operating range is guaranteed only if there is a minimum of three battery cells in the stack.

7.2 Maximum ratings

Table 5. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings might cause a malfunction or permanent damage to the device.

Symbol	Description (rating)		Min	Мах	Unit
Electrical ratings					
VPWR1, VPWR2	Supply input voltage		-0.3	40	V
CT6	Cell terminal voltage		-0.3	40	V
VPWR to CT6	Voltage across VPWR1,2 pins pair and CT6 pin		-10	10	V
CT _N to CT _{N-1}	Cell terminal differential voltage	[1]	-0.3	6.7	V
CT _{N(CURRENT)}	Cell terminal input current		_	±500	μA
CB_N to $CB_{N:N-1_C}$ $CB_{N:N-1_C}$ to CB_{N-1}	Cell balance differential voltage		_	10	V
CB _{N-1} to CT _{N-1}	Cell balance input to cell terminal input		-10	+10	V
VISENSE	ISENSE+ and ISENSE- pin voltage		-0.5	2.5	V
VCOM	Maximum voltage may be applied to VCOM pin from external source		_	5.8	V
VANA	Maximum voltage may be applied to VANA pin		_	3.1	V

MC33772B

Battery cell controller IC

Symbol	Description (rating)	Min	Мах	Unit
VPRE	Maximum voltage which may be applied to VPRE pin from external source	-	7.0	V
VCP	Maximum voltage which may be applied to VCP pin from external source	-	14	V
VDDIO	Maximum voltage which may be applied to VDDIO pin from external source	-	5.8	V
V _{GPIO0}	GPIO0 pin voltage	-0.3	6.5	V
V _{GPIOx}	GPIOx pins (x = 1 to 6) voltage	-0.3	VCOM + 0.5	V
V _{DIG}	Voltage I ² C pins (SDA, SCL)	-0.3	VDDIO + 0.5	V
V _{RESET}	RESET pin	-0.3	6.5	V
V _{CSB}	CSB pin	-0.3	6.5	V
V _{SPI_COMM_EN}	SPI_COMM_EN	-0.3	7.0	V
V _{SO}	SO pin	-0.3	VDDIO + 0.5	V
V _{GPIO5,6}	Maximum voltage for GPIO5 and GPIO6 pins used as current input	-0.3	2.5	V
FAULT	Maximum applied voltage to pin	-0.3	7.0	V
V _{COMM}	Maximum voltage to pins RDTX_OUT+, RDTX_OUT-, SI/RDTX_IN+, CLK/RDTX_IN-	-10	10	V
f _{SPI}	SPI frequency (SPI mode)	_	4.2	MHz
BR _{TPL}	Transformer communication bit rate (TPL mode)	1.9	2.1	Mbps
f _{TPL}	Transformer signal frequency (TPL mode)	3.8	4.2	MHz
V _{ESD}	ESD voltage Human body model (HBM) Charge device model (CDM) Charge device model corner pins (CDM)		±2000 ±500 ±750	V
V _{ESD}	ESD voltage (CTx, CBx, GPIOx, ISENSE+, ISENSE–, RDTX_OUT+, RDTX_OUT–, SI/RDTX_IN+, SCLK/ RDTX_IN–) Human body model (HBM)	[2]	±4000	V
V _{ESD}	ESD voltage (CTREF, CTx., GPIOx, ISENSE+, ISENSE-, RDTX_ OUT+, RDTX_OUT-, SI/RDTX_IN+, SCLK/ RDTX_IN-) IEC 61000-4-2, Unpowered (Gun configuration: 330 Ω / 150 pF) HMM, Unpowered (Gun configuration: 330 Ω / 150 pF) ISO 10605:2009, Unpowered (Gun configuration: 2 kΩ / 150 pF) ISO 10605:2009, Powered (Gun configuration: 2 kΩ / 150 pF)		±8000 ±8000 ±8000 ±8000	V

Adjacent CT pins may experience an overvoltage that exceeds their maximum rating during OV/UV functional verification test or during open line diagnostic test. Nevertheless, the IC is completely tolerant to this special situation. ESD testing is performed in accordance with the human body model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω). [1]

[2]

7.3 Thermal characteristics

Table 6. Thermal ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings might cause a malfunction or permanent damage to the device.

Symbol	Description (rating)		Min	Мах	Unit	
Thermal ratir	ngs		·			
T _A T _A T _J	Operating temperature Ambient (SPI application) Ambient (TPL application) Junction		-40 -40 -40	+125 +105 +150	°C	
T _{STG}	Storage temperature		-55	+150	°C	
T _{PPRT}	Peak package reflow temperature	[1] [2]	_	260	°C	
Thermal resi	stance and package dissipation ratings		·		· · · · · ·	

MC33772B_SDS Short data sheet: technical data

MC33772B

Battery cell controller IC

Symbol	Description (rating)		Min	Мах	Unit
$R_{\Theta J B}$	Junction-to-board (bottom exposed pad soldered to board) 48 LQFP EP	[3]	-	11	°C/W
R _{OJA}	Junction-to-ambient, natural convection, single- layer board (1s) 48 LQFP EP	[4] [5]	_	72	°C/W
R _{OJA}	Junction-to-ambient, natural convection, four- layer board (2s2p) 48 LQFP EP	[4] [5]	_	30	°C/W
R _{OJCTOP}	Junction-to-case top (exposed pad) 48 LQFP EP	[6]	-	24	°C/W
R _{ØJCBOTTOM}	Junction-to-case bottom (exposed pad) 48 LQFP EP	[7]	_	0.98	°C/W
ΨJT	Junction to package top, natural convection	[8]	—	4	°C/W

Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a [1] malfunction or permanent damage to the device.

NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts [2]

(MC33xxxD enter 33xxx), and review parametrics. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board [3] near the package.

Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal. [4]

[5]

Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1), with the cold plate [6] temperature used for the case temperature.

[7] [8] Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.

Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2. When Greek letter (Ψ) is not available, the thermal characterization parameter is written as Psi-JT.

7.4 Electrical characteristics

Table 7. Static and dynamic electrical characteristics

Characteristics noted under conditions: 6.0 V $\leq V_{PWR} \leq 30$ V (SPI mode) or 7.0 V $\leq V_{PWR} \leq 30$ V (TPL mode), -40 °C $\leq T_A \leq 125$ °C (SPI mode) or -40 °C $\leq T_A \leq 105$ °C (TPL mode), GND = 0 V, unless otherwise stated. Typical values refer to $V_{PWR} = 24$ V, $T_A = 25$ °C, unless otherwise noted.

nt Supply voltage Full parameter specification (SPI application) Full parameter specification (TPL application) Supply current (base value) Normal mode, cell balance OFF, ADC inactive, SPI communication inactive, IVCOM = 0 mA Normal mode, cell balance OFF, ADC inactive,	6.0 7.0	=	30 30	V
Full parameter specification (SPI application) Full parameter specification (TPL application) Supply current (base value) Normal mode, cell balance OFF, ADC inactive, SPI communication inactive, IVCOM = 0 mA				V
Normal mode, cell balance OFF, ADC inactive, SPI communication inactive, IVCOM = 0 mA	_			
TPL communication inactive, IVCOM = 0 mA	_	6.0 8.0	_	mA
Supply current adder when TPL communication active	_	50		mA
Supply current adder to set all 6 cell balance switches ON	—	2.0	_	mA
Delta supply current to perform ADC conversions (addend) ADC1-A,B continuously converting ADC2 continuously converting		4.7 1.0		mA
Supply current in sleep and idle modes, communication inactive, cell balance off, oscillator monitor on, cyclic measurement off				
SPI mode (TA = 25 °C)	_	32	_	μA
SPI mode (−40 °C ≤ TA ≤ 85 °C)	_	_	60	
SPI mode (TA = 125 °C)	_	42	_	
TPL mode (TA = 25 °C)		75	_	
TPL mode (−40 °C ≤ TA ≤ 85 °C)		_	100	
TPL mode (TA = 125 °C)			130	
Except for 20 V < VPWR ≤ 30 V and within 1200 ms since entering into sleep mode from normal mode				!
SPI mode (TA = 25 °C)		40		μA
SPI mode ($-40 \text{ °C} \le \text{TA} \le 85 \text{ °C}$)		_	75	
SPI mode (TA = 125 °C)		42		
TPL mode (TA = 25 °C)	_	80	-	
TPL mode ($-40 ^{\circ}\text{C} \le \text{TA} \le 85 ^{\circ}\text{C}$)	_	_	120	
TPL mode (TA = 125 °C)		_	130	_
Clock monitor current consumption		5		μA
V _{PWR} overvoltage fault threshold (flag)		33.5		V
V _{PWR} low-voltage warning threshold (flag)	_	7.8	_	V
V _{PWR} undervoltage shutdown threshold (POR), falling VPWR				V
	-	4.9	—	
	Supply current adder when TPL communication active Supply current adder to set all 6 cell balance switches ON Delta supply current to perform ADC conversions (addend) ADC1-A,B continuously converting ADC2 continuously converting ADC2 continuously converting Supply current in sleep and idle modes, communication inactive, cell balance off, oscillator monitor on, cyclic measurement off SPI mode (TA = 25 °C) SPI mode (TA = 25 °C) SPI mode (TA = 25 °C) TPL mode (TA = 25 °C) Except for 20 V < VPWR ≤ 30 V and within 1200 ms since entering into sleep mode from normal mode SPI mode (TA = 25 °C) SPI mode (TA = 25 °C) TPL mode (TA = 25 °C) SPI mode (TA = 25 °C) TPL mode (TA = 25 °C) TPL mode (TA = 25 °C) TPL mode (TA = 25 °C) Clock monitor current consumption V _{PWR} overvoltage fault threshold (flag) V _{PWR} low-voltage warning threshold (flag)	Supply current adder when TPL communication active—Supply current adder to set all 6 cell balance switches ON—Delta supply current to perform ADC conversions (addend)—ADC1-A,B continuously converting—ADC2 continuously converting—ADC2 continuously converting—Supply current in sleep and idle modes, communication inactive, cell balance off, oscillator monitor on, cyclic measurement off—SPI mode (TA = 25 °C)—SPI mode (TA = 125 °C)—TPL mode (TA = 125 °C)—Except for 20 V < VPWR ≤ 30 V and within 1200 ms since entering into sleep mode from normal modeSPI mode (TA = 25 °C)—SPI mode (TA = 125 °C)—TPL mode (TA = 25 °C)—TPL mode (TA = 25 °C)—SPI mode (TA = 125 °C)—SPI mode (TA = 125 °C)—SPI mode (TA = 125 °C)—TPL mode (TA = 125 °C) <td>TPL communication inactive, IVCOM = 0 mAImage: Communication active50Supply current adder when TPL communication active—50Supply current adder to set all 6 cell balance switches ON—2.0Delta supply current to perform ADC conversions (addend)—4.7ADC1-A,B continuously converting ADC2 continuously converting—4.7ADC2 continuously converting1.0Supply current in sleep and idle modes, communication inactive, cell balance off, oscillator monitor on, cyclic measurement offSPI mode (TA = 25 °C)—SPI mode (TA = 25 °C)—TPL mode (TA = 25 °C)TPL mode (TA = 125 °C)TPL mode (TA = 125 °C)TPL mode (TA = 25 °C)SPI mode (TA = 125 °C)SPI mode (TA = 25 °C)SPI mode (TA = 125 °C)SPI mode (TA = 125 °C)</td> <td>TPL communication inactive, IVCOM = 0 mAImage: Communication activeImage: Communication activeSupply current adder when TPL communication activeImage: Communication activeSupply current adder to setImage: Communication activeAll 6 cell balance switches ONImage: Communication active perform ADC conversions (addend)Image: Communication instep and idle modes, communication active, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current in sleep and idle modes, communication instep and idle modes, communication active, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current in sleep and idle modes, communication active, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current in sleep and idle modes, communication active, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current in sleep and idle modes, communication interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell bal</td>	TPL communication inactive, IVCOM = 0 mAImage: Communication active50Supply current adder when TPL communication active—50Supply current adder to set all 6 cell balance switches ON—2.0Delta supply current to perform ADC conversions (addend)—4.7ADC1-A,B continuously converting ADC2 continuously converting—4.7ADC2 continuously converting1.0Supply current in sleep and idle modes, communication inactive, cell balance off, oscillator monitor on, cyclic measurement offSPI mode (TA = 25 °C)—SPI mode (TA = 25 °C)—TPL mode (TA = 25 °C)TPL mode (TA = 125 °C)TPL mode (TA = 125 °C)TPL mode (TA = 25 °C)SPI mode (TA = 125 °C)SPI mode (TA = 25 °C)SPI mode (TA = 125 °C)SPI mode (TA = 125 °C)	TPL communication inactive, IVCOM = 0 mAImage: Communication activeImage: Communication activeSupply current adder when TPL communication activeImage: Communication activeSupply current adder to setImage: Communication activeAll 6 cell balance switches ONImage: Communication active perform ADC conversions (addend)Image: Communication instep and idle modes, communication active, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current in sleep and idle modes, communication instep and idle modes, communication active, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current in sleep and idle modes, communication active, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current in sleep and idle modes, communication active, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current in sleep and idle modes, communication interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell balance off, oscillator monitor on, cyclic measurement offImage: Supply current interver, cell bal

MC33772B

Battery cell controller IC

Symbol	Parameter	Min	Тур	Мах	Unit
V _{PWR(UV_RIS)}	V _{PWR} undervoltage shutdown				V
	threshold (POR), rising VPWR SPI mode		5.0		
	TPL mode		5.8 6.8	_	
	V _{PWR} OV, LV filter		50		μs
t _{VPWR(FILTER)}			50		μο
VPRE	Pre-regulator voltage range - decouple with 470 nF				V
VPRE	SPI mode. ILoad = 15 mA		5.75	_	v
	SPI mode, ILoad = 15 mA, 5.0 ≤ VPWR < 6.0 V	4.9	_	_	
	TPL mode, ILoad = 70 mA	_	6.5	_	
V _{PRE(UV_TH)}	PRE undervoltage threshold leading to a reset	—	4.25	_	V
VCP power supp	ly				
VCP	Charge pump voltage range	2 × V _{PRE} – 2	_	2 × V _{PRE}	V
V _{CP(UV_TH)}	Undervoltage threshold for VCP minus VPRE		1.5	_	V
VDDIO power su	pply	I			
V _{DDIO}	IO supply for I ² C and SPI interfaces - voltage range		4.15	_	V
VCOM power su	pply				
V _{COM}	VCOM output voltage		5.0	_	V
I _{VCOM}	VCOM output current allocated for external use		_	5.0	mA
V _{COM(UV)}	VCOM undervoltage fault threshold		4.4	_	V
V _{COM_HYS}	VCOM undervoltage hysteresis		100	_	mV
t _{VCOM(FLT_TIMER)}	VCOM undervoltage fault timer		10	_	μs
t _{VCOM(RETRY)}	VCOM fault retry timer		10		ms
V _{COM(OV)}	VCOM overvoltage fault threshold	5.4	_	5.9	V
I _{LIM(OC)}	VCOM current limit in TPL mode	65	_	140	mA
	VCOM current limit SPI mode	35	—	140	
R _{VCOM(SS)}	VCOM sleep mode pulldown resistor	_	2.0	—	kΩ
t _{VCOM}	VCOM rise time (CL = 2.2 μ F ceramic X7R only)	_	—	400	μs
VANA power su	oply				
V _{ANA}	VANA output voltage (not used by external circuits)				V
	Decouple with 47 nF X7R 0603 or 0402		2.65		
V _{ANA(UV)}	VANA undervoltage fault threshold		2.4		V
V _{ANA_HYS}	VANA undervoltage hysteresis		50		mV
V _{ANA(FLT_TIMER)}	VANA undervoltage fault timer	_	11	_	μs
V _{ANA(OV)}	VANA overvoltage fault threshold	—	2.8	—	V
t _{VANA(RETRY)}	VANA fault retry timer		10	_	ms
I _{LIM(OC)}	VANA current limit	5	—	10	mA
R _{VANA_RPD}	VANA sleep mode pull-down resistor	—	1.0	—	kΩ
t _{VANA}	VANA rise time (CL = 47 nF ceramic X7R only)		—	100	μs
ADC1-A, ADC1-E	3				
CTn _(LEAKAGE)	Cell terminal input leakage current	—	10	_	nA
CT _N	Cell terminal input current during conversion	—	50	_	nA
R _{PD}	Cell terminal open load detection pulldown resistor	_	950	_	Ω

MC33772B_SDS

MC33772B

Battery cell controller IC

Symbol	Parameter	Min	Тур	Max	Unit
V _{VPWR_RES}	VPWR terminal measurement resolution		2.44148	_	mV/LSB
V _{VPWR_RNG}	VPWR terminal measurement range				V
	SPI application	5.0	_	36	
	TPL application	7.0	—	36	
VPWR _{TERM_ERR}	VPWR terminal measurement accuracy	-0.5	_	0.5	%
V _{CT_RNG}	ADC differential input voltage range for CTn to CTn-1	0.0	_	4.85	V
V _{CT_ANx_RES}	Cell voltage and ANx resolution in 15-bit MEAS_xxxx registers	—	152.58789	_	µV/LSB
V _{ERR33RT}	Cell voltage measurement error V _{CELL} = 3.3 V, TA = 25 °C	_	±0.4	_	mV
V _{ERR}	Cell voltage measurement error 0.1 V \leq V _{CELL} \leq 4.85 V	-	±0.7	_	mV
V _{ERR_1}	Cell voltage measurement error $0 \text{ V} \le \text{V}_{\text{CELL}} \le 1.5 \text{ V}, -40 ^{\circ}\text{C} \le \text{T}_{\text{A}} \le 60 ^{\circ}\text{C}$ (or -40 $^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85 ^{\circ}\text{C}$)	_	±0.4	_	mV
V _{ERR_2}	Cell voltage measurement error 1.5 V ≤ V _{CELL} ≤ 2.7 V, –40 °C ≤ T _A ≤ 60 °C (or –40 °C ≤ T _J ≤ 85 °C)	_	±0.4	_	mV
V _{ERR_3}	Cell voltage measurement error 2.7 V \leq V _{CELL} \leq 3.7 V, -40 °C \leq T _A \leq 60 °C (or -40 °C \leq T _J \leq 85 °C)	_	±0.5	_	mV
V _{ERR_4}	Cell voltage measurement error $3.7 \text{ V} \le \text{V}_{\text{CELL}} \le 4.3 \text{ V}, -40 ^{\circ}\text{C} \le \text{T}_{\text{A}} \le 60 ^{\circ}\text{C}$ (or $-40 ^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85 ^{\circ}\text{C}$)	_	±0.7	_	mV
V _{ERR_5}	Cell voltage measurement error $1.5 \text{ V} \le \text{V}_{\text{CELL}} \le 4.5 \text{ V}$	_	±0.7	_	mV
V _{ANx_ERR}	Magnitude of ANx error in the entire measurement range:				mV
	Ratiometric measurement	—	_	16	
	Absolute measurement, input in the range [1.0, 4.5] V	—	—	10	
	Absolute measurement, input in the range [0, 4.85] V	_	_	0.5 4.85 — — — — — — — — — — — — — — — — — — —	
t _{VCONV}	Single channel net conversion time				μs
	13-bit resolution	—	6.77	_	
	14-bit resolution	—	9.43	36 0.5 4.85 — — — — — — — — — — 16 10 15 — — — 300 150 0.5	
	15-bit resolution 16-bit resolution	—	14.75		
			25.36		
V _{V_NOISE}	Conversion noise		1000		μVrms
	13-bit resolution 14-bit resolution		1800 1000		
	15-bit resolution		600		
	16-bit resolution		400	_	
ADC2/current set	nse module				
V _{INC}	ISENSE+/ISENSE- input voltage (reference to AGND)	-300	_	300	mV
V _{IND}	ISENSE+/ISENSE- differential input voltage range	-150	_	150	mV
V _{ISENSEX(OFFSET)}	ISENSE+/ISENSE- input voltage offset error		_	0.5	μV
I _{GAINERR}	ISENSE error including nonlinearities	-0.5	_	0.5	%
IISENSE OL	ISENSE open load injected current		130		μA

MC33772B

Battery cell controller IC

Symbol	Parameter	Min	Тур	Мах	Unit
VISENSE_OL	ISENSE open load detection threshold		460		mV
V _{2RES}	Current sense user register resolution		0.6	_	µV/LSB
V _{PGA_SAT}	PGA saturation half-range				mV
-	Gain = 256	_	4.9	_	
	Gain = 64	_	19.5	_	
	Gain = 16	_	78.1		
	Gain = 4	_	150	_	
V _{PGA_ITH}	Voltage threshold for PGA gain increase				mV
	Gain = 256	—	_		
	Gain = 64	—	2.344		
	Gain = 16	—	9.375	_	
	Gain = 4	—	37.50	_	
V _{PGA_DTH}	Voltage threshold for PGA gain decrease				mV
	Gain = 256	_	4.298	_	
	Gain = 64	_	17.188	_	
	Gain = 16	_	68.750		
	Gain = 4	_	_	_	
t _{AZC_SETTLE}	Time to perform auto-zero procedure after enabling the current channel		200	_	μs
t _{ICONV}	ADC conversion time including PGA settling time				μs
	13-bit resolution	_	19.00	_	
	14-bit resolution	_	21.67		
	15-bit resolution	_	27.00	_	
	16-bit resolution	_	37.67	_	
V _{I_NOISE}	Noise at 16-bit conversion		3.01		μVrms
V _{I_NOISE}	Noise error at 13-bit conversion		8.33		µVrms
ADC _{CLK}	ADC2 and ADC1-A,B clocking frequency		6.0		MHz
Cell balance dri					
V _{DS(CLAMP)}	Cell balance driver VDS active clamp voltage		11		V
					V
V _{OUT(FLT_TH)}	Output fault detection voltage threshold		0.55		V
	Balance off (open load)	—	0.55	_	
	Balance on (shorted load)				
R _{PD_CB}	Output OFF open load detection pull-down resistor				kΩ
. 5_05	Balance off, open load detect disabled	_	2.0	_	
I _{OUT(LKG)}	Output leakage current				μA
-001(EKG)	Balance off, open load detect		_	1.0	I
	disabled at $V_{DS} = 4.0 V$			1.0	
IOUT(LKG DIAG)	Output leakage current in diagnostic mode				μA
OUT(LKG_DIAG)	CB_x pins, with balance OFF, open		_	15	μ. τ
	load detect disabled, VDS = 4.0 V			15	
				40	
	CB_X:X-1_C pins, with balance OFF, open load detect disabled, VDS = 4.0 V	—	_	49	
R _{DS(on)}	CB_X:X-1_C pins, with balance OFF,	_		49	Ω
R _{DS(on)}	CB_X:X-1_C pins, with balance OFF, open load detect disabled, VDS = 4.0 V			49 0.80	Ω
R _{DS(on)}	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$		 		Ω
R _{DS(on)}	CB_X:X-1_C pins, with balance OFF, open load detect disabled, VDS = 4.0 V Drain-to-source on resistance	-			Ω
	$CB_X:X-1_C \text{ pins, with balance OFF,} \\ \text{open load detect disabled, VDS = 4.0 V} \\ \\ Drain-to-source \text{ on resistance} \\ I_{OUT} = 300 \text{ mA, } T_J = 125 ^\circ\text{C} \\ I_{OUT} = 300 \text{ mA, } T_J = 25 ^\circ\text{C} \\ \\ \end{array}$				Ω mA
R _{DS(on)} I _{LIM_CB} t _{ON}	$CB_X:X-1_C \text{ pins, with balance OFF,} \\ \text{open load detect disabled, VDS} = 4.0 \text{ V} \\ \\ Drain-to-source \text{ on resistance} \\ I_{OUT} = 300 \text{ mA, } T_J = 125 ^{\circ}\text{C} \\ I_{OUT} = 300 \text{ mA, } T_J = 25 ^{\circ}\text{C} \\ I_{OUT} = 300 \text{ mA, } T_J = -40 ^{\circ}\text{C} \\ \\ \end{array}$		0.4	0.80	

MC33772B_SDS Short data sheet: technical data

MC33772B

Battery cell controller IC

Symbol	Parameter	Min	Тур	Мах	Unit
t _{OFF}	Cell balance driver turn off $R_L = 15 \ \Omega$	_	200	_	μs
t _{BAL_DEGLICTH}	Short/open detect filter time		20	_	μs
Internal temperat	ture measurement				
IC_TEMP1_ERR	IC temperature measurement error	-3.0	_	3.0	К
IC_TEMP1_RES	IC temperature resolution		0.032	_	K/LSB
TSD_TH	SD_TH Thermal shutdown		170	_	°C
TSD_HYS	Thermal shutdown hysteresis		10	_	°C
Default operation	nal parameters	I.	1	1	
V _{CTOV(TH)}	Cell overvoltage threshold (8 bits)	0.0	4.2	5.0	V
V _{CTOV(RES)}	Cell overvoltage threshold resolution	_	19.53125	_	mV/LSB
V _{CTUV(TH)}	TUV(TH) Cell undervoltage threshold (8 bits)		2.5	5.0	V
V _{CTUV(RES)}			19.53125	_	mV/LSB
V _{GPIO_OT(TH)}	GPIOx configured as ANx input overtemperature threshold from POR	_	1.16	—	V
V _{GPIO_OT(RES)}	Overtemperature voltage threshold resolution		4.8828125	_	mV/LSB
V _{GPIO_UT(TH)}	GPIOx configured as ANx input undertemperature threshold from POR	_	3.82	_	V
V _{GPIO_UT(RES)}	Undertemperature voltage threshold resolution		4.8828125	_	mV/LSB
General purpose	input/output GPIOx			1	
V _{IH}	Input high-voltage (3.3 V compatible)	2.0	—	_	V
V _{IL}	Input low-voltage (3.3 V compatible)		_	1.0	V
V _{HYS}	Input hysteresis		100	_	mV
IIL	Input leakage current Pins tri-state, V _{IN} = V _{COM} or AGND	-100	_	100	nA
I _{IDL}	Differential input leakage current GPIO 5,6 GPIO 5,6 configured as digital inputs for current measurement	-30	_	30	nA
V _{OH}	Output high-voltage I _{OH} = −0.5 mA	V _{COM} - 0.8	_	_	V
V _{OL}	Output low-voltage I _{OL} = +0.5 mA		_	0.8	V
V _{ADC}	Analog ADC input voltage range for ratiometric measurements	AGND	_	V _{COM}	V
V _{OL(TH)}	Analog input open pin detect threshold		0.15	_	V
R _{OPENPD}	Internal open detection pull-down resistor	3.8	5.0	_	kΩ
t _{GPIO0_WU}	GPIO0 WU de-glitch filter		50	_	μs
t _{GPIO0_FLT}	GPIO0 daisy chain de-glitch filter both edges		20	_	μs
t _{GPIO2_SOC}	GPIO2 convert trigger de-glitch filter	—	2.0	_	μs
t _{GPIOx_DIN}	GPIOx configured as digital input de-glitch filter	2.5	—	5.6	μs
Reset input		1			
V _{IH_RST}	Input high-voltage (3.3 V compatible)	2.0	—	_	V
V _{IL_RST}	Input low-voltage (3.3 V compatible)	_	_	1.0	V
V _{HYS}	Input hysteresis	—	0.6	_	V
t _{RESETFLT}	RESET de-glitch filter		100	_	μs

MC33772B_SDS Short data sheet: technical data

MC33772B

Battery cell controller IC

Symbol	Parameter	Min	Тур	Max	Unit
R _{RESET_PD}	Input logic pull down (RESET)	_	100	_	kΩ
SPI_COM_EN	input				
V _{IH}	Input high-voltage (3.3 V compatible)	2.0			V
V _{IL}	Input low-voltage (3.3 V compatible)			1.0	V
V _{HYS}	Input hysteresis		450		mV
	r TPL communication				
	Bus termination resistor (open		150		Ω
RX _{TERM}	resistor when bus switch is closed)	_	150	_	12
	bus switch is closed, then the termination resistor is open, else the te ch must be open, so that the transmission line is properly terminated		or is connecte	ed. At the end	of the dais
Digital interfa	ce				
V _{FAULT_HA}	FAULT output (high active, IOH = 1.0 mA)	3.9	4.9	6.0	V
-	FAULT output (High Active, IOH = 1.0 mA), SPI mode, 5.0 ≤ VPWR < 6.0 V	2.9	-	6.0	
FAULT_CL	FAULT output current limit		_	25	mA
R _{FAULT_PD}	D FAULT output pulldown resistance		100		kΩ
V _{IH_COMM}	Voltage threshold to detect the input as high				V
_	SI/RDTX_IN+, SCLK/RDTX_IN–, CSB, SDA, SCL (NOTE: needs to be 3.3 V compatible)	—	_	2.0	
V _{IL_COMM}	Voltage threshold to detect the input as low SI/RDTX_IN+, SCLK/RDTX_IN–, CSB, SDA, SCL	0.8	_	_	V
V _{HYS}			100		mV
	SI/RDTX_IN+, SCLK/RDTX_IN-, CSB, SDA, SCL		100		
I _{LOGIC_SS}	Sleep state input logic current	100		100	nA
_	CSB	-100	_	100	
R _{SCLK_PD}	Input logic pulldown resistance (SCLK/RDTX_IN–, SI/RDTX+)	_	20		kΩ
R _{I_PU}	Input logic pullup resistance to V_{COM} (CSB, SDA, SCL)	—	100	—	kΩ
I _{SO_TRI}	Tri-state SO input current 0 V to $V_{\mbox{COM}}$	-2.0	_	2.0	μA
V _{SO_HIGH}	SO high-state output voltage with $I_{SO(HIGH)} = -2.0 \text{ mA}$	V _{DDIO} - 0.4	—	_	V
V _{SO_LOW}	SO, SDA, SLK low-state output voltage with $I_{SO(HIGH)} = -2.0 \text{ mA}$	_	_	0.4	V
CSB _{WU_FLT}	CSB wake-up de-glitch filter, low to high transition	_	50		μs
System timing	g				
t _{CELL_CONV}	Time needed to acquire all 6 cell voltages and the current after an on demand conversion				μs
	13-bit resolution	_	41	_	
	14-bit resolution	_	57	_	
	15-bit resolution	_	89	_	
	16-bit resolution	—	152	_	
t _{SYNC}	V/I synchronization time				μs
	ADC1-A,B at 13 bit, ADC2 at 13 bit	_	41.39	—	
	ADC1-A,B at 14 bit, ADC2 at 13 bit	_	42.71	—	
	ADC1-A,B at 15 bit, ADC2 at 13 bit	_	47.37	—	
	ADC1-A,B at 16 bit, ADC2 at 13 bit	—	95.14	_	

MC33772B

Battery cell controller IC

Symbol	Parameter	Min	Тур	Max	Unit
t _{SYNC}	V/I synchronization time				μs
	ADC1-A,B at 13 bit, ADC2 at 14 bit	_	46.73	_	
	ADC1-A,B at 14 bit, ADC2 at 14 bit	_	48.05	_	
	ADC1-A,B at 15 bit, ADC2 at 14 bit	_	50.71	_	
	ADC1-A,B at 16 bit, ADC2 at 14 bit	_	92.47	_	
SYNC	V/I synchronization time				μs
	ADC1-A,B at 13 bit, ADC2 at 15 bit	—	57.39	—	
	ADC1-A,B at 14 bit, ADC2 at 15 bit	—	58.71		
	ADC1-A,B at 15 bit, ADC2 at 15 bit	—	61.37		
	ADC1-A,B at 16 bit, ADC2 at 15 bit		87.14		
SYNC	V/I synchronization time				μs
	ADC1-A,B at 13 bit, ADC2 at 16 bit	—	78.73	—	
	ADC1-A,B at 14 bit, ADC2 at 16 bit	—	80.05		
	ADC1-A,B at 15 bit, ADC2 at 16 bit	—	82.71		
	ADC1-A,B at 16 bit, ADC2 at 16 bit		88.02		
tvpwr(ready)	Time after VPWR connection for the IC to be ready for initialization	_	_	5.0	ms
WAKE-UP	Sleep mode to normal mode device ready				μs
	Wake-up from fault	_	_	400	
	Wake-up from GPIO	_	_	400	
	Wake-up from network	_	_	400	
	Wake-up from CSB		_	400	
	Sleep mode to normal mode time after TPL bus wake-up	_	—	1.0	ms
twake_delay	Time between wake pulses	_	600	—	μs
t _{IDLE}	Idle timeout after POR	_	60	_	S
WAKE_INIT	Wake-up signaling timeout after POR		0.65		s
BALANCE	Cell balance timer range	0.5	-	511	min
CYCLE	Cyclic acquisition timer range	0.0	—	8.5	s
t _{FAULT}	Fault detection to activation of fault pin				μs
	Normal mode	—	—	56	
EOC	SOC to data ready (includes post processing of data)				μs
	13-bit resolution	—	148		
	14-bit resolution	_	201	_	
	15-bit resolution	_	307	_	
	16-bit resolution	—	520	—	
SETTLE	Time after SOC to begin converting with ADC1-A,B		12.28	—	μs
CLST_TPL	Time needed to send an SOC command and read				ms
-	back 6 cell voltages, 7 temperatures, 1 current, and				
	1 coulomb counter with TPL communication working				
	at 2.0 Mbps and ADC1-A,B configured as follows:				
	13-bit resolution	_	0.79	_	
	14-bit resolution	_	0.85	_	
	15-bit resolution	_	0.95	_	
	16-bit resolution	_	1.16	_	

MC33772B

Battery cell controller IC


Symbol	Parameter		Min	Тур	Мах	Unit
t _{CLST_SPI}	Time needed to send an SOC command and read back 6 cell voltages, 7 temperatures, 1 current, and 1 coulomb counter with SPI communication working at 4.0 Mbps and ADC1-A,B configured as follows:					ms
	13-bit resolution		—	0.48	_	
	14-bit resolution 15-bit resolution		—	0.54	—	
	16-bit resolution		—	0.64	—	
			—	0.86		
t _{I2C_DOWNLOAD}	Time to download EEPROM calibration after POR				1.0	ms
t _{I2C_ACCESS}	EEPROM access time, EEPROM write (depends on device selection)		—	5.0	_	ms
twave_dc_bitx	Daisy chain duty cycle off time					μs
	t _{WAVE_DC_BITx} = 00		—	500	—	
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time					ms
	t _{WAVE_DC_BITx} = 01		—	1.0	—	
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time					ms
	twave_dc_bitx = 10			10		
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time			100		ms
	^t WAVE_DC_BITx = 11		—	100		
t _{WAVE_DC_ON}	Daisy chain duty cycle on time		—	500	550	μs
t _{COM_LOSS}	Time out to reset the IC in the absence of communication		—	1024	_	ms
SPI interface						
F _{SCK}	CLK/RDTX_IN- frequency		—	_	4.0	MHz
t _{scк_н}	SCLK/RDTX_IN– high time (A)	[1]	125	_	_	ns
t _{SCK_L}	SCLK/RDTX_IN– high time (B)	[1]	125	_	_	ns
t _{SCK}	SCLK/RDTX_IN- period (A+B)	[1]	250	_	_	ns
t _{FALL}	SCLK/RDTX_IN- falling time		—	_	15	ns
t _{RISE}	SCLK/RDTX_IN- rising time		_	_	15	ns
t _{SET}	SCLK/RDTX_IN- setup time (O)	[1]	20	_		ns
t _{HOLD}	SCLK/RDTX_IN- hold time (P)	[1]	20	_	_	ns
t _{SI_SETUP}	SI/RDTX_IN+ setup time (F)	[1]	40	_		ns
t _{SI_HOLD}	SI/RDTX_IN+ hold time (G)	[1]	40	_	_	ns
t _{SO_VALID}	SO data valid, rising edge of SCLK/ RDTX_IN− to SO data valid (I)	[1]	—	_	40	ns
t _{SO_EN}	SO enable time (H)	[1]		_	40	ns
t _{SO_DISABLE}	SO disable time (K)	[1]		_	40	ns
t _{CSB_LEAD}	CSB lead time (L)	[1]	100	_		ns
t _{CSB_LAG}	CSB lag time (M)	[1]	100	_		ns
t _{TD}	Sequential data transfer delay (N)	[1]	1.0	_	_	μs
TPL interface [2]		<u> </u>	1		

See Figure 4
 Detailed application information about how to build a TPL daisy chain can be found in the AN12605 application note dedicated to communication.

MC33772B

Battery cell controller IC

7.5 Timing diagrams



8 Packaging


8.1 Package mechanical dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to <u>www.nxp.com</u> and perform a keyword search for the drawing's document number.

Table 8. Package Outline

Package	Suffix	Package outline drawing number
48-pin LQFP-EP	AE	SOT1571-1


MC33772B Battery cell controller IC



MC33772B_SDS Short data sheet: technical data

MC33772B

Battery cell controller IC



MC33772B_SDS Short data sheet: technical data

MC33772B Battery cell controller IC

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.

5. DIMENSION TO BE DETERMINED AT SEATING PLANE C.

6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08MM AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07MM.

 \triangle this dimension does not include mold protrusion. Allowable protrusion is 0.25mm per side. This dimension is maximum plastic body size dimension including mold mismatch.

8. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

9. HATCHED AREA TO BE KEEP OUT ZONE FOR PCB ROUTING.

MECHANICAL OUTLINE	STANDARD:	DRAWING NUMBER:	REVISION:	
PRINT VERSION NOT TO SCALE	JEDEC MS-026 BBC	SOT1571-1	F	

Figure 6. Package outline

MC33772B_SDS Short data sheet: technical data

9 Revision history

Table 9. Revision history					
Document ID	Release date	Data sheet status	Change notice	Supersedes	
MC33772B_SDS v.6.0	20200402	Technical data	2020030321	MC33772B_SDS v.5.0	
Modifications	 Revision upda 	Revision updated to match full data sheet			
MC33772B_SDS v.5.0	20181108	Technical data	2018060361	MC33772B_SDS v.4.0	
MC33772B_SDS v.4.0	20180731	Technical data	—	MC33772B_SDS v.3.0	
MC33772B_SDS v.3.0	20180608	Technical data	_	_	

10 Legal information

10.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
[short] Data sheet: product preview	Development	This document contains certain information on a product under development. NXP reserves the right to change or discontinue this product without notice.
[short] Data sheet: advance information	Qualification	This document contains information on a new product. Specifications and information herein are subject to change without notice.
[short] Data sheet: technical data	Production	This document contains the product specification. NXP Semiconductors reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.

Please consult the most recently issued document before initiating or completing a design. [1]

[2] The term 'short data sheet' is explained in section "Definitions". [3]

The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

10.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a technical data data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the technical data data sheet.

10.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer

Suitability for use in automotive applications - This NXP Semiconductors product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or

MC33772B SDS Short data sheet: technical data

MC33772B Battery cell controller IC

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

10.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

SMARTMOS — is a trademark of NXP B.V.

Tables

Tab. 1.	Part number breakdown4
Tab. 2.	Orderable part variations5
Tab. 3.	Pin definitions6
Tab. 4.	Ratings vs. operating requirements8
Tab. 5.	Maximum ratings8

Tab. 6.	Thermal ratings9
	Static and dynamic electrical characteristics 11
Tab. 8.	Package Outline19
Tab. 9.	Revision history23

Figures

Fig. 1.	Simplified application diagram, SPI use case2
Fig. 2.	Simplified application diagram, TPL use
	case3
Fig. 3.	Pinout diagram6

Fig. 4.	Low-voltage SPI interface timing	.19
Fig. 5.	Transformer communication signaling	.19
Fig. 6.	Package outline	.20

MC33772B

Battery cell controller IC

Contents

1	General description	1
2	Features	1
3	Simplified application diagram	2
4	Applications	4
5	Ordering information	4
5.1	Part numbers definition	4
5.2	Part numbers list	5
6	Pinning information	6
6.1	Pinout diagram	
6.2	Pin definitions	6
7	General product characteristics	8
7.1	Ratings and operating requirements	
	relationship	8
7.2	Maximum ratings	8
7.3	Thermal characteristics	9
7.4	Electrical characteristics	11
7.5	Timing diagrams	19
8	Packaging	19
8.1	Package mechanical dimensions	19
9	Revision history	23
10	Legal information	24

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2020.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 2 April 2020 Document identifier: MC33772B_SDS